Design of a Time Detector with Adjustable Resolution
Pages 554 - 559
Abstract
With the continuous improvement of integrated circuit technology, the time detector, especially one with adjustable resolution, has a good development prospect. In this paper, a multi-bit time detector with adjustable resolution and configurable measurement range is presented, whose timing link composed of identical timing units is similar to ring oscillator. To adjust the resolution, the current and link of the timing unit are controlled by control code. The proposed time detector is implemented in CMOS 180nm technology. Simulation results show that the measuring range can reach the microsecond level under a 1.8-V supply. Meanwhile, the resolution corresponding to the control code 00, 01, 10 and 11 are 13.3ns, 25.8ns, 39.7ns and 48.5ns, respectively. Therefore, there is a linear relationship between the resolution and the value of control code.
References
[1]
Wei Zhang, Rui Ma, Xiayu Wang, Hao Zheng and Zhangming Zhu. 2022. A High Linearity TDC with a United-Reference Fractional Counter for LiDAR. IEEE Transactions on Circuits and Systems I: Regular Papers, 69(2), 564-572.
[2]
Sami Kurtti, Jussi-Pekka Jansson and Juha Kostamovaara. 2019. A CMOS Receiver–TDC Chip Set for Accurate Pulsed TOF Laser Ranging. IEEE Transactions on Instrumentation and Measurement, 69(5), 2208–2217.
[3]
Lesley Ferreira, Mateus Moreira, Bárbara Souza, Sandro Ferreira, Filipe Baumgratz and Sergio Bampi. Review on the Evolution of Low-power and Highly-linear Time-to-Digital Converters - TDC. In Proceedings of IEEE 11th. Latin American Symposium on Circuits & Systems (LASCAS), 2020, San Jose, Costa Rica, 1-4.
[4]
Zeng Cheng, M. Jamal Deen and Hao Peng. 2016. A Low-Power Gateable Vernier Ring Oscillator Time-to-Digital Converter for Biomedical Imaging Applications. IEEE Transactions on Biomedical Circuits and Systems, 10(2), 445–454.
[5]
Zhuang Yue, Jun Liu, Xiangming Sun, Ping Yang and Hua Pei. 2021. A TDC design based on two-step counting clock. Electronic Design Engineering, 429(19), 7–12.
[6]
P. Bifulco, V. Izzo, S. Mastroianni, A. Aloisio, R. Giordano, F. Ameli, V. Bocci, S. Cadeddu, L.Casu, A. Lai and A. Loi. A fully-digital and fully synthetizable TDC for high energy physics experiments. In Proceedings of Second International Conference on Event-based Control, Communication, and Signal Processing (EBCCSP), 2016, Krakow, Poland, 13-15.
[7]
Foad Arvani and Tony Chan Carusone. 2022. A Reconfigurable 5-Channel Ring-Oscillator-Based TDC for Direct Time-of-Flight 3D Imaging. IEEE Transactions on Circuits and Systems II: Express Briefs, 69(5), 2408-2412.
[8]
Xing Tong, Mona Hella and Asif Chowdhury. A Two-Step Resolution-Reconfigurable Time-to-Digital Converter Using SAR ADC. In Proceedings of IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), 2021, Lansing, MI, USA, 579-582.
[9]
Lesley Ferreira, Mateus Moreira, Bárbara Souza, Sandro Ferreira, Filipe Baumgratz and Sergio Bampi. A reconfigurable time-to-digital converter based on time stretcher and chain-delay-line for electrical bioimpedance spectroscopy. In Proceedings of IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), 2017, MA, USA, 1558-3899.
[10]
Anping Jiang, Yanbo Niu, Xiao Guo, Guicai Hu and Xiaojing Wu. Design of a high-resolution Time-to-Digital converter chip. In Proceedings of 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), 2016, Hangzhou, China, 25-28.
[11]
Yaqian Chen, Liya Meng, Xiaogang Lin and Hui Yang. 2017. A Coarse-Fine Time-to-Digital Converter. ITM Web of Conferences, 11(8): 38-46.
[12]
Xiangrong Yu. 2018. Deisgn of Infrared Sensing Readout Circuit Based on Array Time to Digital Converter. Master's thesis. Southeast University, Jiangsu, China.
[13]
Wei Wang, Yongchun He, Yuanyuan Xu, Hao Yang, Kaili Zhou, Zhenglin Yang and Guanyu Wang. 2018. A High Linearity Time-to-Digital Converter Based on Vernier Delay Loop. Microelectronics, 48 (3), 326-331.
Index Terms
- Design of a Time Detector with Adjustable Resolution
Recommendations
Design of a three-stage ring-type voltage-controlled oscillator with a wide tuning range by controlling the current level in an embedded delay cell
This paper presents a new design for a three-stage voltage-controlled differential ring oscillator embedded with a delay cell for a wide tuning range from 59MHz to 2.96GHz by adjusting the current level in the delay cell. The ring oscillator consists of ...
A low-noise multi-GHz CMOS multiloop ring oscillator with coarse and fine frequency tuning
A7-GHzCMOSvoltage controlled ring oscillator that employs multiloop technique for frequency boosting is presented in this paper. The circuit permits lower tuning gain through the use of coarse/fine frequency control. The lower tuning gain also ...
A 7-GHz multiloop ring oscillator in 0.18-μm CMOS technology
A novel delay stage for ring oscillator utilizing multiloop technique is presented in this paper. Different conventional delay stages for the multiloop ring oscillators have been reviewed and analyzed in this work. By using push-pull inverter as the ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
October 2022
1999 pages
ISBN:9781450397148
DOI:10.1145/3573428
Copyright © 2022 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 15 March 2023
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
EITCE 2022
EITCE 2022: 2022 6th International Conference on Electronic Information Technology and Computer Engineering
October 21 - 23, 2022
Xiamen, China
Acceptance Rates
Overall Acceptance Rate 508 of 972 submissions, 52%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 19Total Downloads
- Downloads (Last 12 months)5
- Downloads (Last 6 weeks)1
Reflects downloads up to 20 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML Format