Article

Free access

An integrated temporal partioning and partial reconfiguration technique for design latency improvement

Authors:

Satish Ganesan,

Ranga VemuriAuthors Info & Claims

DATE '00: Proceedings of the conference on Design, automation and test in Europe

Pages 320 - 325

https://doi.org/10.1145/343647.343789

Published: 01 January 2000 Publication History

PDF eReader Publisher Site

References

[1]

M.Kaul and Ranga Vemuri, "Temporal Partitioning combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs", Design and Test in Europe, DATE 98, IEEE Computer Society, Paris, 1998 pp.389- 396.

Digital Library

Google Scholar

[2]

K. M. GajjalaPurna and D. Bhatia, "Partitioning in Time: A Paradigm for Reconfigurable Computing", ICCD98, IEEE Computer Society, October, 1998, pp. 340-345.

Digital Library

Google Scholar

[3]

Xilinx Corporation, San Jose, California, XC6200 Datasheet, 1997.

Google Scholar

[4]

Atmel Corporation, San Jose, California, http://www.atmel.com.

Google Scholar

[5]

N. Shirazi, W. Luk, "Automating Production of Run-Time Reconfigurable Designs", Field-Programmable Gate Arrays, FPGA 1996, pp. 147-156.

Digital Library

Google Scholar

[6]

J-P Heron, R.F. Woods, "Accelerating run-time reconfiguration on FCCMs", IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM '99, Preliminary Proceedings, Napa, CA, April 21-23, 1999.

Digital Library

Google Scholar

[7]

S. Hauck, Z. Li, E. J. Schwabe, "Configuration Compression for the Xilinx XC6200 FPGA", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 8, August, 1999, pp. 1107-1113.

Digital Library

Google Scholar

[8]

D. D. Gajski, N. D. Dutt, A. Wu, S. Lin, High-level Synthesis: Introduction to Chip and System Design, Kluwer Academic Publishers, 1992.

Digital Library

Google Scholar

[9]

N. Narasimhan "Formal Synthesis: Formal Assertions Based Verification in a High-Level Synthesis System", PhD Thesis, University of Cincinnati, 1998.

Google Scholar

[10]

M. Wolf, High Performance Compilers for Parallel Computing, Addison-Wesley Publications, 1996.

Digital Library

Google Scholar

[11]

S.Y. Kung, VLSI Array Processors, Prentice Hall, 1988.

Digital Library

Google Scholar

[12]

M. Kaul, R. Vemuri, "Integrated Block-Processing and Design-Space Exploration in Temporal Partitioning for RTR Architectures", Reconfigurable Architectures Workshop, RAW'99, Springer Publ., pp.606-615.

Digital Library

Google Scholar

[13]

I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul, and R. Vemuri, "An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures", Reconfigurable Architectures Workshop, RAW'98, Springer Publ., pp.31-36.

Google Scholar

[14]

Xilinx Corporation, San Jose, California, VELAB Reference Manual, 1998.

Google Scholar

Cited By

View all

Sheng THuber M(2020)Weakly Supervised Multi-Task Representation Learning for Human Activity Analysis Using WearablesProceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies10.1145/33973304:2(1-18)Online publication date: 15-Jun-2020
https://dl.acm.org/doi/10.1145/3397330
Liu GGu YYin YYu CWang YMi HShi Y(2020)Keep the Phone in Your PocketProceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies10.1145/33973084:2(1-23)Online publication date: 15-Jun-2020
https://dl.acm.org/doi/10.1145/3397308
Vipin KFahmy S(2018)FPGA Dynamic and Partial ReconfigurationACM Computing Surveys10.1145/319382751:4(1-39)Online publication date: 25-Jul-2018
https://dl.acm.org/doi/10.1145/3193827
Show More Cited By

Index Terms

An integrated temporal partioning and partial reconfiguration technique for design latency improvement
1. Computer systems organization
  1. Architectures
    1. Serial architectures
  2. Embedded and cyber-physical systems
    1. Embedded systems

Recommendations

A bitstream relocation technique to improve flexibility of partial reconfiguration
ICA3PP'12: Proceedings of the 12th international conference on Algorithms and Architectures for Parallel Processing - Volume Part I

The latest commercial field programmable gate array (FPGA) like a Virtex-6 can perform partial reconfiguration (PR). PR can take full advantage of FPGA's reconfigurability. However, PR bitstream (PRB) which created by authorized design flow cannot be ...
Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: a case study oriented to biometric recognition applications

This work aims to pave the way for an efficient open system architecture applied to embedded electronic applications to manage the processing of computationally complex algorithms at real-time and low-cost. The target is to define a standard ...
Partial and dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation
IPDPS'06: Proceedings of the 20th international conference on Parallel and distributed processing

Dynamic reconfiguration of FPGAs enables systems to adapt to changing demands. This paper concentrates on how to take into account specificities of partially reconfigurable components during the high level Adequation Algorithm Architecture process. We ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DATE '00: Proceedings of the conference on Design, automation and test in Europe

January 2000

707 pages

ISBN:1581132441

DOI:10.1145/343647

Chairman:
Ivo Bolsens
IMEC, Leuven, Belgium

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 January 2000

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DATE00

Sponsor:

EDAA
EDAC
SIGDA
IEEE-CS
IFIP
The Russian Academy of Sciences

DATE00: Design Automation and Test in Europe

March 27 - 30, 2000

Paris, France

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

17
Total Citations
View Citations
308
Total Downloads

Downloads (Last 12 months)49
Downloads (Last 6 weeks)8

Reflects downloads up to 16 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Sheng THuber M(2020)Weakly Supervised Multi-Task Representation Learning for Human Activity Analysis Using WearablesProceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies10.1145/33973304:2(1-18)Online publication date: 15-Jun-2020
https://dl.acm.org/doi/10.1145/3397330
Liu GGu YYin YYu CWang YMi HShi Y(2020)Keep the Phone in Your PocketProceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies10.1145/33973084:2(1-23)Online publication date: 15-Jun-2020
https://dl.acm.org/doi/10.1145/3397308
Vipin KFahmy S(2018)FPGA Dynamic and Partial ReconfigurationACM Computing Surveys10.1145/319382751:4(1-39)Online publication date: 25-Jul-2018
https://dl.acm.org/doi/10.1145/3193827
Qu CCalheiros RBuyya R(2018)Auto-Scaling Web Applications in CloudsACM Computing Surveys10.1145/314814951:4(1-33)Online publication date: 13-Jul-2018
https://dl.acm.org/doi/10.1145/3148149
Vipin KFahmy S(2013)Automated Partitioning for Partial Reconfiguration Design of Adaptive SystemsProceedings of the 2013 IEEE 27th International Symposium on Parallel and Distributed Processing Workshops and PhD Forum10.1109/IPDPSW.2013.119(172-181)Online publication date: 20-May-2013
https://dl.acm.org/doi/10.1109/IPDPSW.2013.119
Cardoso JDiniz PWeinhardt M(2010)Compiling for reconfigurable computingACM Computing Surveys10.1145/1749603.174960442:4(1-65)Online publication date: 23-Jun-2010
https://dl.acm.org/doi/10.1145/1749603.1749604
Lewis GSmith DBass LMyers B(2009)Report of the workshop on software engineering foundations for end-user programmingACM SIGSOFT Software Engineering Notes10.1145/1598732.159876234:5(51-54)Online publication date: 2-Oct-2009
https://dl.acm.org/doi/10.1145/1598732.1598762
Carver J(2009)Report from the second international workshop on software engineering for computational science and engineering (SE-CSE 09)ACM SIGSOFT Software Engineering Notes10.1145/1598732.159876134:5(48-51)Online publication date: 2-Oct-2009
https://dl.acm.org/doi/10.1145/1598732.1598761
Dubinsky YKruchten P(2009)Software development governance (SDG)ACM SIGSOFT Software Engineering Notes10.1145/1598732.159876034:5(46-47)Online publication date: 2-Oct-2009
https://dl.acm.org/doi/10.1145/1598732.1598760
Fernandes JLamb LMachado RWagner F(2009)Recent advances in model-based methodologies for pervasive and embedded softwareACM SIGSOFT Software Engineering Notes10.1145/1598732.159875834:5(37-39)Online publication date: 2-Oct-2009
https://dl.acm.org/doi/10.1145/1598732.1598758
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

A bitstream relocation technique to improve flexibility of partial reconfiguration

Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: a case study oriented to biometric recognition applications

Partial and dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation