Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/331532.331558acmconferencesArticle/Chapter ViewAbstractPublication PagesscConference Proceedingsconference-collections
Article
Free access

Cache-optimal methods for bit-reversals

Published: 01 January 1999 Publication History
First page of PDF

References

[1]
D. F. Bacon, S. L. Graham, and O. J. Sharp, "Compiler transformations for high performance computing", ACM Computing Surveys, Vol. 26, No. 4, December 1994, pp. 345-420.
[2]
B. Bershad, D. Lee, T. Romer and B. Chen, "Avoiding conflict misses dynamically in large direct-mapped caches", Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI), October, 1994.
[3]
M. Cekleov and M. Dubois, "Virtual-address caches", IEEE Micro, September/October 1997, pp. 64-71.
[4]
K. S. Gatlin and L. Carter, "Memory hierarchy considerations for fast transpose and bit-reversals", Proceedings of 5th International Symposium on High-Performance Computer Architecture, (HPCA-5), January 1999.
[5]
A. H. Karp, "Bit reversal on uniprocessors", SIAM Review, Vol. 38, No. 1, March 1996, pp. 1-26.
[6]
J. L Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, 1996.
[7]
L. McVoy and C. Staelin, "lmbench: portable tools for performance analysis", Proceedings of the 1996 USENIX Technical Conference, San Diego, California, 1996, pp. 279-295.
[8]
C. Rivera and C.-W. Tseng, "Data transformations for eliminating conflict misses", Proceedings of the SIG- PLAN'98 Conference on Programming Language Design and Implementation, July 1998.
[9]
M. Rosenblum, et.al, "Using the SimOS machine simulator to study complex computer systems", ACM Transactions on Modeling and Computer Simulation, Vol. 7, No. 1, 1997, pp. 78-103.
[10]
Y. Yan, X. Zhang and Z. Zhang, "A memory-layout oriented run-time technique for locality optimization", Proceedings of 1998 International Conference of Parallel Processing, (ICPP'98), August, 1998, pp. 189-196.
[11]
C. Zhang, X. Zhang and Y. Yan, "Two fast and high-associativity cache schemes", IEEE Micro, Vol. 17, No. 5, 1997, pp. 40-49.

Cited By

View all
  • (2022)A Novel Digital Logic for Bit Reversal and Address Generations in FFT ComputationsWireless Personal Communications10.1007/s11277-022-10021-8128:3(1827-1838)Online publication date: 11-Sep-2022
  • (2020)Novel Bit-Reordering Circuit for Continuous-Flow Parallel FFT ArchitecturesIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2020.298489267:12(3392-3396)Online publication date: Dec-2020
  • (2011)Optimum Circuits for Bit ReversalIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2011.216414158:10(657-661)Online publication date: Oct-2011
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
SC '99: Proceedings of the 1999 ACM/IEEE conference on Supercomputing
January 1999
1015 pages
ISBN:1581130910
DOI:10.1145/331532
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 January 1999

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

SC '99
Sponsor:

Acceptance Rates

Overall Acceptance Rate 1,516 of 6,373 submissions, 24%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)26
  • Downloads (Last 6 weeks)3
Reflects downloads up to 14 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2022)A Novel Digital Logic for Bit Reversal and Address Generations in FFT ComputationsWireless Personal Communications10.1007/s11277-022-10021-8128:3(1827-1838)Online publication date: 11-Sep-2022
  • (2020)Novel Bit-Reordering Circuit for Continuous-Flow Parallel FFT ArchitecturesIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2020.298489267:12(3392-3396)Online publication date: Dec-2020
  • (2011)Optimum Circuits for Bit ReversalIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2011.216414158:10(657-661)Online publication date: Oct-2011
  • (2005)Token-ordered LRUPerformance Evaluation10.1016/j.peva.2004.10.00260:1-4(5-29)Online publication date: 1-May-2005
  • (2004)A Data Cache with Dynamic MappingLanguages and Compilers for Parallel Computing10.1007/978-3-540-24644-2_28(436-450)Online publication date: 2004
  • (2003)Algorithms for memory hierarchiesundefinedOnline publication date: 1-Jan-2003
  • (2001)Dynamic Load Sharing With Unknown Memory Demands in ClustersProceedings of the The 21st International Conference on Distributed Computing Systems10.5555/876878.879245Online publication date: 16-Apr-2001
  • (2001)Dynamic load sharing with unknown memory demands in clustersProceedings 21st International Conference on Distributed Computing Systems10.1109/ICDSC.2001.918939(109-118)Online publication date: 2001
  • (2000)Improving memory performance of sorting algorithmsACM Journal of Experimental Algorithmics10.1145/351827.3842455(3-es)Online publication date: 31-Dec-2000

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media