research-article

Open access

Algebraic and Boolean Optimization Methods for AQFP Superconducting Circuits

Authors:

Eleonora Testa,

Giovanni De MicheliAuthors Info & Claims

ASPDAC '21: Proceedings of the 26th Asia and South Pacific Design Automation Conference

Pages 779 - 785

https://doi.org/10.1145/3394885.3431606

Published: 29 January 2021 Publication History

Abstract

Adiabatic quantum-flux-parametron (AQFP) circuits are a family of superconducting electronic (SCE) circuits that have recently gained growing interest due to their low-energy consumption, and may serve as alternative technology to overcome the down-scaling limitations of CMOS. AQFP logic design differs from classic digital design because logic cells are natively abstracted by the majority function, require data and clocking in specific timing windows, and have fan-out limitations. We describe here a novel majority-based logic synthesis flow addressing AQFP technology. In particular, we present both algebraic and Boolean methods over majority-inverter graphs (MIGs) aiming at optimizing size and depth of logic circuits. The technology limitations and constraints of the AQFP technology (e.g., path balancing and maximum fanout) are considered during optimization. The experimental results show that our flow reduces both size and depth of MIGs, while meeting the constraint of the AQFP technology. Further, we show an improvement for both area and delay when the MIGs are mapped into the AQFP technology.

References

[1]

Sheldon B. Akers. 1962. Synthesis of combinational logic using three-input majority gates. In Annual Symp. on Switching Circuit Theory and Logical Design. 149--158.

[2]

Luca G. Amarù et al. 2016. Majority-inverter graph: A new paradigm for logic optimization. IEEE Trans. on Comp. Aided-Design of Int. Circuits and Systems 35, 5 (2016), 806--819.

Digital Library

[3]

Wilhelm Anacker. 1980. Josephson computer technology: An IBM research project. IBM Journal of research and development 24, 2 (1980), 107--112.

[4]

Frank Arute et al. 2019. Quantum supremacy using a programmable superconducting processor. Nature 574, 7779 (2019), 505--510.

[5]

Christopher L. Ayala et al. 2020. A semi-custom design methodology and environment for implementing superconductor adiabatic quantum-flux-parametron microprocessors. Superconductor Science and Technology 33, 5 (2020), 054006.

[6]

Robert K. Brayton et al. 2010. ABC: An academic industrial-strength verification tool. In Computer Aided Verification. 24--40.

[7]

Ruizhe Cai et al. 2019. A buffer and splitter insertion framework for adiabatic quantum-flux-parametron superconducting circuits. In ICCD. 429--436.

[8]

Ruizhe Cai et al. 2019. A majority logic synthesis framework for adiabatic quantum-flux-parametron superconducting circuits. In GLSVLSI. 189--194.

[9]

Robert H. Dennard et al. 2007. Design of ion-implanted MOSFET's with very small physical dimensions. IEEE Solid-State Circuits Society Newsletter 12, 1 (2007), 38--50.

[10]

Coenrad J. Fourie et al. 2019. ColdFlux superconducting EDA and TCAD tools project: Overview and progress. IEEE Trans. Appl. Supercond. 29, 5 (2019), 1--7.

[11]

Eiichi Goto. 1959. The parametron, a digital computing element which utilizes parametric oscillation. Proceedings of the IRE 47, 8 (1959), 1304--1316.

[12]

Winston Haaswijk et al. 2017. A novel basis for logic optimization. In ASPDAC.

[13]

Quentin P. Herr et al. 2011. Ultra-low-power superconductor logic. Journal of applied physics 109, 10 (2011), 103903.

[14]

Naveen K. Katam et al. 2018. Logic optimization, complex cell design, and retiming of single flux quantum circuits. IEEE Trans. Appl. Supercond. 28, 7 (2018), 1--9.

[15]

Jamil Kawa. 2020. The challenges of automating the design flow of superconducting electronic circuits. Presentation at IWLS (2020).

[16]

Arist Kojevnikov et al. 2009. Finding efficient circuits using SAT-solvers. In Int'l Conf. on Theory and Applications of Satisfiability Testing. 32--44.

[17]

Gleb Krylov et al. 2020. Asynchronous dynamic single flux quantum majority gates. IEEE Trans. Appl. Supercond. (2020).

[18]

Konstantin K. Likharev et al. 1991. RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems. IEEE Trans. Appl. Supercond. 1, 1 (1991), 3--28.

[19]

Alan Mishchenko et al. 2001. An algorithm for bi-decomposition of logic functions. In DAC. 103--108.

[20]

Alan Mishchenko et al. 2006. DAG-aware AIG rewriting a fresh look at combinational logic synthesis. In DAC. 532--535.

[21]

Alan Mishchenko et al. 2006. Scalable logic synthesis using a simple circuit structure. In IWLS. 15--22.

[22]

Oleg A. Mukhanov. 2011. Energy-efficient single flux quantum technology. IEEE Trans. Appl. Supercond. 21, 3 (2011), 760--769.

[23]

Oleg A. Mukhanov et al. 1995. Design and operation of RSFQ circuits for digital signal processing. In Supercond. Electron. Conf. 27--30.

[24]

Louis C. Muller. 2015. RSFQ digital circuit design automation and optimisation. Ph.D. Dissertation. Doctoral Thesis dissertation, Stellenbosch University.

[25]

Ghasem Pasandi et al. 2018. SFQmap: A technology mapping tool for single flux quantum logic circuits. In ISCAS. 1--5.

[26]

Ghasem Pasandi et al. 2019. A dynamic programming-based path balancing technology mapping algorithm targeting area minimization. In ICCAD.

[27]

Heinz Riener et al. 2019. Scalable generic logic synthesis: One approach to rule them all. In DAC.

[28]

Mathias Soeken et al. 2019. The EPFL logic synthesis libraries. arXiv:1805.05121v2.

[29]

Naoki Takeuchi et al. 2015. Adiabatic quantum-flux-parametron cell library adopting minimalist design. Journal of Applied Physics 117, 17 (2015), 173912.

[30]

Masamitsu Tanaka et al. 2013. Low-energy consumption RSFQ circuits driven by low voltages. IEEE Trans. Appl. Supercond. 23, 3 (2013), 1701104--1701104.

[31]

Eleonora Testa et al. 2017. Inverter propagation and fan-out constraints for beyond-CMOS majority-based technologies. In Annual Symp. on VLSI. 164--169.

[32]

Qiuyun Xu et al. 2017. Synthesis flow for cell-based adiabatic quantum-flux-parametron structural circuit generation with HDL back-end verification. IEEE Trans. Appl. Supercond. 27, 4 (2017), 1--5.

[33]

Saeyang Yang. 1991. Logic synthesis and optimization benchmarks user guide: version 3.0. Microelectronics Center of North Carolina (MCNC).

[34]

Nobuyuki Yoshikawa et al. 2017. Recent research developments of adiabatic quantum-flux-parametron circuitstechnology toward energy-efficient high-performance computing.

Cited By

Bairamkulov RLee SCalvino AMarakkalage DYu MDe Micheli G(2024)Technology-Aware Logic Synthesis for Superconducting Electronics2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546721(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546721
Wu BMak WHui-Ru Jiang IPosser G(2024)Optimization for Buffer and Splitter Insertion in AQFP Circuits with Local and Group MovementProceedings of the 2024 International Symposium on Physical Design10.1145/3626184.3633323(255-262)Online publication date: 12-Mar-2024
https://dl.acm.org/doi/10.1145/3626184.3633323
Fu RHuang JWang MNobuyuki YYu BHo TChen O(2023)BOMIG: A Majority Logic Synthesis Framework for AQFP Logic2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE56975.2023.10137075(1-2)Online publication date: Apr-2023
https://doi.org/10.23919/DATE56975.2023.10137075
Show More Cited By

Algebraic and Boolean Optimization Methods for AQFP Superconducting Circuits
1. Hardware
  1. Integrated circuits

Recommendations

A Majority Logic Synthesis Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
GLSVLSI '19: Proceedings of the 2019 Great Lakes Symposium on VLSI

Adiabatic Quantum-Flux-Parametron (AQFP) logic is an adiabatic superconductor logic that has been proposed as alternative to CMOS logic with extremely high energy efficiency. In AQFP technology, majority-based gates have the same area as two-input AND/OR ...
A Global Optimization Algorithm for Buffer and Splitter Insertion in Adiabatic Quantum-Flux-Parametron Circuits
ASPDAC '23: Proceedings of the 28th Asia and South Pacific Design Automation Conference

As a highly energy-efficient application of low-temperature superconductivity, the adiabatic quantum-flux-parametron (AQFP) logic circuit has characteristics of extremely low-power consumption, making it an attractive candidate for extremely energy-...
Boolean logic optimization in majority-inverter graphs
DAC '15: Proceedings of the 52nd Annual Design Automation Conference

We present a Boolean logic optimization framework based on Majority-Inverter Graph (MIG). An MIG is a directed acyclic graph consisting of three-input majority nodes and regular/complemented edges. Current MIG optimization is supported by a consistent ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ASPDAC '21: Proceedings of the 26th Asia and South Pacific Design Automation Conference

January 2021

930 pages

ISBN:9781450379991

DOI:10.1145/3394885

Copyright © 2021 Owner/Author.

This work is licensed under a Creative Commons Attribution International 4.0 License.

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE CAS
IEEE CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 29 January 2021

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Funding Sources

SNF

Conference

ASPDAC '21

Sponsor:

SIGDA

ASPDAC '21: 26th Asia and South Pacific Design Automation Conference

January 18 - 21, 2021

Tokyo, Japan

Acceptance Rates

ASPDAC '21 Paper Acceptance Rate 111 of 368 submissions, 30%;

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

18
Total Citations
View Citations
492
Total Downloads

Downloads (Last 12 months)131
Downloads (Last 6 weeks)14

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Bairamkulov RLee SCalvino AMarakkalage DYu MDe Micheli G(2024)Technology-Aware Logic Synthesis for Superconducting Electronics2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546721(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546721
Wu BMak WHui-Ru Jiang IPosser G(2024)Optimization for Buffer and Splitter Insertion in AQFP Circuits with Local and Group MovementProceedings of the 2024 International Symposium on Physical Design10.1145/3626184.3633323(255-262)Online publication date: 12-Mar-2024
https://dl.acm.org/doi/10.1145/3626184.3633323
Fu RHuang JWang MNobuyuki YYu BHo TChen O(2023)BOMIG: A Majority Logic Synthesis Framework for AQFP Logic2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE56975.2023.10137075(1-2)Online publication date: Apr-2023
https://doi.org/10.23919/DATE56975.2023.10137075
Calvino ADe Micheli GTakahashi A(2023)Depth-Optimal Buffer and Splitter Insertion and Optimization in AQFP CircuitsProceedings of the 28th Asia and South Pacific Design Automation Conference10.1145/3566097.3567895(152-158)Online publication date: 16-Jan-2023
https://dl.acm.org/doi/10.1145/3566097.3567895
Lee SAyala CDe Micheli G(2023)Impact of Sequential Design on the Cost of Adiabatic Quantum-Flux Parametron CircuitsIEEE Transactions on Applied Superconductivity10.1109/TASC.2023.330840833:8(1-9)Online publication date: Nov-2023
https://doi.org/10.1109/TASC.2023.3308408
Fayyazi AMunir MAthrey SNazarian SPedram M(2023)Formal Verification of Sequential Circuits in Superconducting Single Flux Quantum TechnologiesIEEE Transactions on Applied Superconductivity10.1109/TASC.2023.326561933:5(1-5)Online publication date: Aug-2023
https://doi.org/10.1109/TASC.2023.3265619
De Micheli G(2023)Logic Synthesis for Emerging Technologies2023 IEEE 15th International Conference on ASIC (ASICON)10.1109/ASICON58565.2023.10396421(1-4)Online publication date: 24-Oct-2023
https://doi.org/10.1109/ASICON58565.2023.10396421
Chen OLi ZYamauchi TWang YYoshikawa N(2023)Performance Assessment of an Extremely Energy-Efficient Binary Neural Network Using Adiabatic Superconductor Devices2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)10.1109/AICAS57966.2023.10168607(1-5)Online publication date: 11-Jun-2023
https://doi.org/10.1109/AICAS57966.2023.10168607
Meuli GPossani VSingh RLee SCalvino AMarakkalage DVuillod PAmaru LChase SKawa JDe Micheli G(2022)Majority-based Design Flow for AQFP Superconducting Family2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE54114.2022.9774558(34-39)Online publication date: 14-Mar-2022
https://doi.org/10.23919/DATE54114.2022.9774558
De Micheli GBehjat LYang S(2022)Design and Optimization of Quantum Electronic CircuitsProceedings of the 2022 International Symposium on Physical Design10.1145/3505170.3512294(139-139)Online publication date: 13-Apr-2022
https://dl.acm.org/doi/10.1145/3505170.3512294
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents