Article

Free access

Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits

Authors:

Tao Pi,

C.-J. Richard ShiAuthors Info & Claims

DAC '00: Proceedings of the 37th Annual Design Automation Conference

Pages 19 - 22

https://doi.org/10.1145/337292.337304

Published: 01 June 2000 Publication History

PDF eReader

Abstract

A graph representation called Multi-Terminal Determinant Decision Diagrams (MTDDD's) is proposed for the semi-symbolic transfer functions of analog integrated circuits. With multiple numeric terminals (instead of only terminal 1 and terminal 0 in Determinant Decision Diagrams -- DDD's), MTDDD's can describe naturally numeric coefficients that arise from semi-symbolic analysis, where some circuit parameters are considered symbols and the others are given as numeric values. Similar to DDD's, MTDDD's are capable of representing a huge number of symbolic/semi-symbolic product terms in a compact manner. An efficient DDD-based algorithm is described to construct MTDDD's. Experimental results have demonstrated that semi-symbolic transfer functions for practical analog circuits like µA741 can be generated in less than a minute on a Pentium-II 450MHz PC.

References

[1]

P. Wambacq, G.G.E. Gielen and W. Sansen, "Symbolic network analysis methods for practical analog integrated circuits: a survey", IEEE Trans. on Circuits and Systems-H: Analog and Digital Signal Processing, vol. 45, no.10, pp.1331-1341, Oct. 1999.

Crossref

Google Scholar

[2]

F. V. Fernandez and A. Rodriguez-Vazquez, "Symbolic analysis tools-the state of the art", Proc. IEEE Int. Symposium on Circuits and System, pp. 798-801, 1996.

Crossref

Google Scholar

[3]

G. Gielen, P. Wambacq and W. Sansen, "Symbolic analysis methods and applications for analog circuits: a tutorial overview", Proc. IEEE, vol. 82, pp. 287-304, Feb. 1994.

Crossref

Google Scholar

[4]

C.-J. Shi and X.-D. Tan, "Canonical symbolic analysis of large analog circuits with determinant decision diagrams", IEEE Trans. on Computer-Aided Design, vol. 19, no. 1, pp.1-18, Jan., 2000.

Digital Library

Google Scholar

[5]

C.-J. Shi and X.-D. Tan, "Efficient derivation of exact sexpanded symbolic expressions for behavioral modeling of analog circuits", Proc. IEEE Custom Integrated Circuits Conference, pp. 463-466, San Diego, CA, May, 1998.

Google Scholar

[6]

J. Vlach and K. Singhal, Computer Methods for Circuit Analysis and Design, Van Nostrand Reinhold, 1983.

Digital Library

Google Scholar

[7]

P. Sannuti and N. N. Puri, "Symbolic network analysis - an algebraic formulation", IEEE Trans. on Circuits and Systems, vol. 27, pp. 679-687, Aug. 1980.

Crossref

Google Scholar

[8]

R.E. Bryant, "Graph-based algorithms for Boolean function manipulation", IEEE Trans. on Computers, vol. C-35, no. 8, pp. 677-691, Aug.1986.

Digital Library

Google Scholar

[9]

M. Fujita, P. C. McGeer, and J. C.-Y. Yang, "Multi-terminal binary decision diagrams: An efficient data structure for matrix representation," Formal Meth. Syst. Design, vol. 10, pp. 149-169, 1997.

Digital Library

Google Scholar

Cited By

View all

Song HNepal KBahar RGrodstein J(2006)Timing analysis for full-custom circuits using symbolic DC formulationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2005.85951025:9(1815-1830)Online publication date: 1-Sep-2006
https://dl.acm.org/doi/10.1109/TCAD.2005.859510
Junjie Yang Tan S(2004)Behavioural modelling of analog circuits by dynamic semi-symbolic analysis2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)10.1109/ISCAS.2004.1329469(V-105-V-108)Online publication date: 2004
https://doi.org/10.1109/ISCAS.2004.1329469
Bhattacharya SShi C(2003)Concurrent logic and interconnect delay estimation of MOS circuits by mixed algebraic and Boolean symbolic analysisProceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.10.1109/ISCAS.2003.1206183(IV-660-IV-663)Online publication date: 2003
https://doi.org/10.1109/ISCAS.2003.1206183
Show More Cited By

Index Terms

Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits

Recommendations

Multi-terminal Multi-valued Decision Diagrams for Characteristic Function Representing Cluster Decomposition
ISMVL '12: Proceedings of the 2012 IEEE 42nd International Symposium on Multiple-Valued Logic

Binary decision diagrams representing complex logic circuits require a large number of nodes. This paper shows a new method to represent logic circuits using multiple decision diagrams. First, a given logic circuit is converted into a direct acyclic ...
Multi-Terminal Binary Decision Diagrams: An Efficient DataStructure for Matrix Representation

In this paper, we discuss the use of binary decision diagrams to represent general matrices. We demonstrate that binary decision diagrams are an efficient representation for every special-case matrix in common use, notably sparse matrices. In particular, we ...
Hybrid decision diagrams
ICCAD '95: Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design

Abstract: Functions that map boolean vectors into the integers are important for the design and verification of arithmetic circuits. MTBDDs and BMDs have been proposed for representing this class of functions. We discuss the relationship between these ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '00: Proceedings of the 37th Annual Design Automation Conference

June 2000

819 pages

ISBN:1581131879

DOI:10.1145/337292

Chairman:
Giovanni De Micheli
Stanford Univ., Stanford, CA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 2000

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC00

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC00: ACM/IEEE-CAS/EDAC Design Automation Conference

June 5 - 9, 2000

California, Los Angeles, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
252
Total Downloads

Downloads (Last 12 months)27
Downloads (Last 6 weeks)7

Reflects downloads up to 19 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Song HNepal KBahar RGrodstein J(2006)Timing analysis for full-custom circuits using symbolic DC formulationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2005.85951025:9(1815-1830)Online publication date: 1-Sep-2006
https://dl.acm.org/doi/10.1109/TCAD.2005.859510
Junjie Yang Tan S(2004)Behavioural modelling of analog circuits by dynamic semi-symbolic analysis2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)10.1109/ISCAS.2004.1329469(V-105-V-108)Online publication date: 2004
https://doi.org/10.1109/ISCAS.2004.1329469
Bhattacharya SShi C(2003)Concurrent logic and interconnect delay estimation of MOS circuits by mixed algebraic and Boolean symbolic analysisProceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.10.1109/ISCAS.2003.1206183(IV-660-IV-663)Online publication date: 2003
https://doi.org/10.1109/ISCAS.2003.1206183
Verhaegen WGielen GRabaey J(2001)Efficient DDD-based symbolic analysis of large linear analog circuitsProceedings of the 38th annual Design Automation Conference10.1145/378239.378384(139-144)Online publication date: 22-Jun-2001
https://dl.acm.org/doi/10.1145/378239.378384
Verhaegen WGielen G(2001)Nonlinear Symbolic Network Analysis: Algorithms and Applications to RF CircuitsLow-Power Design Techniques and CAD Tools for Analog and RF Integrated Circuits10.1007/0-306-48089-1_7(131-154)Online publication date: 2001
https://doi.org/10.1007/0-306-48089-1_7

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Multi-terminal Multi-valued Decision Diagrams for Characteristic Function Representing Cluster Decomposition

Multi-Terminal Binary Decision Diagrams: An Efficient DataStructure for Matrix Representation

Hybrid decision diagrams