Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/2989081.2989091acmotherconferencesArticle/Chapter ViewAbstractPublication PagesmemsysConference Proceedingsconference-collections
research-article

Applying Software-based Memory Error Correction for In-Memory Key-Value Store: Case Studies on Memcached and RAMCloud

Published: 03 October 2016 Publication History

Abstract

With the nature of being memory hungry, in-memory key-value store is fundamentally subject to very high memory cost and energy consumption. Intuitively, the availability of a strong memory error correction at sufficiently small redundancy overhead could be leveraged to reduce memory cost and/or energy consumption. Nevertheless, current computing systems handle memory error correction solely in the hardware stack with very weak error correction strength. This paper for the first time studies the practical feasibility of implementing strong memory error correction code (ECC) in the software stack for in-memory key-value store without incurring significant speed performance penalty. This is fundamentally enabled by the low memory bandwidth utilization and relatively simple data structure of in-memory key-value store, which are actually shared with many other datacenter applications (e.g., Web search). This paper presents several design techniques to optimize software-based ECC implementation for in-memory key-value store, and elaborates on several important design issues. Using Memcached and RAMCloud as test vehicles, this work shows that the proposed design solution can improve the memory error correction strength by several orders of magnitude at similar (and even less) coding redundancy compared with current hardware-based design practice, and meanwhile incur less than 6% degradation of in-memory key-value store operational throughput.

References

[1]
Zipf's law. https://en.wikipedia.org/wiki/Zipf
[2]
Memcached:A distributed memory object caching system. http://memcached.org/, 2011.
[3]
RAMCloud. http://ramcloud.stanford.edu, 2013.
[4]
Redis. http://www.redis.io/, 2013.
[5]
B. Atikoglu, Y. Xu, E. Frachtenberg, S. Jiang, and M. Paleczny. Workload analysis of a large-scale key-value store. In Proceedings of the ACM SIGMETRICS/PERFORMANCE Joint International Conference on Measurement and Modeling of Computer Systems, pages 53--64, 2012.
[6]
M. Awasthi. Rethinking design metrics for datacenter DRAM. In Proc. of the International Symposium on Memory Systems (MEMSYS), pages 162--163, 2015.
[7]
N. Axelos, K. Pekmestzi, and D. Gizopoulos. Efficient memory repair using cache-based redundancy. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(12):2278--2288, 2012.
[8]
R. E. Blahut. Theory and Practice of Error Control Codes. Addison Wesley, 1984.
[9]
K. Chakraborty and P. Mazumder. Fault-Tolerance and Reliability Techniques for High-Density Random-Access Memories. Prentice Hall, 2002.
[10]
R. Clapp, M. Dimitrov, K. Kumar, V. Viswanathan, and T. Willhalm. Quantifying the performance impact of memory latency and bandwidth for big data workloads. In IEEE International Symposium on Workload Characterization, Oct. 2015.
[11]
B. F. Cooper, A. Silberstein, E. Tam, R. Ramakrishnan, and R. Sears. Benchmarking cloud serving systems with ycsb. In Proceedings of the 1st ACM symposium on Cloud computing, pages 143--154. ACM, 2010.
[12]
T. J. Dell. A white paper on the benefits of chipkill-correct ecc for pc server main memory. IBM Microelectronics Division, 1997.
[13]
B. Fan, D. G. Andersen, and M. Kaminsky. MemC3: Compact and concurrent MemCache with dumber caching and smarter hashing. In USENIX Symposium on Networked Systems Design and Implementation (NSDI), April 2013.
[14]
M. Hsiao, D. Bossen, and R. Chien. Orthogonal latin square codes. IBM Journal of Research and Development, 14(4):390--394, July 1970.
[15]
V. Janapa Reddi, B. C. Lee, T. Chilimbi, and K. Vaid. Web search using mobile cores: Quantifying and mitigating the price of efficiency. In Proceedings of Annual International Symposium on Computer Architecture (ISCA), pages 314--325, 2010.
[16]
H. Lim, D. H. ad David G. Andersen, and M. Kaminsky. Mica: A holistic approach to fast in-memory key-value storage. In USENIX Symposium on Networked Systems Design and Implementation (NSDI), April 2014.
[17]
S. Lin and D. J. Costello. Error Control Coding: Fundamentals and Applications (2nd Ed.). Prentice Hall, 2004.
[18]
Y. Luo, S. Govindan, B. P. Sharma, M. Santaniello, J. Meza, A. Kansal, J. Liu, B. Khessib, K. Vaid, and O. Mutlu. Characterizing application memory error vulnerability to optimize datacenter cost via heterogeneous-reliability memory. In IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), pages 467--478, 2014.
[19]
K. T. Malladi, B. C. Lee, F. A. Nothaft, C. Kozyrakis, K. Periyathambi, and M. Horowitz. Towards energy-proportional datacenter memory with mobile DRAM. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 37--48, 2012.
[20]
P. J. Nair, D.-H. Kim, and M. K. Qureshi. Archshield: architectural framework for assisting DRAM scaling by tolerating high error rates. In International Symposium on Computer Architecture (ISCA), 2013.
[21]
D. M. Powers. Applications and explanations of zipf's law. In Proceedings of the joint conferences on new methods in language processing and computational natural language learning, pages 151--160. Association for Computational Linguistics, 1998.
[22]
S. Rumble, A. Kejriwal, and J. Ousterhout. Log-structured memory for DRAM-based storage. In Proc. of the USENIX Conference on File and Storage Technologies (FAST), pages 1--16, 2014.
[23]
S. M. Rumble. Memory and object management in RAMCloud. PhD thesis, Stanford University, March 2014.
[24]
S. Schechter, G. H. Loh, K. Straus, and D. Burger. Use ECP, not ECC, for hard failures in resistive memories. In Proceedings of the International Symposium on Computer Architecture, pages 141--152, 2010.
[25]
H. Schirmeier, J. Neuhalfen, I. Korb, O. Spinczyk, and M. Engel. Rampage: Graceful degradation management for memory errors in commodity linux servers. In IEEE Pacific Rim International Symposium on Dependable Computing (PRDC), pages 89--98, 2011.
[26]
D. Tang, P. Carruthers, Z. Totari, and M. Shapiro. Assessment of the effect of memory page retirement on system RAS against hardware faults. In International Conference on Dependable Systems and Networks, pages 365--370, 2006.
[27]
D. H. Yoon and M. Erez. Virtualized and flexible ECC for main memory. In ACM SIGARCH Computer Architecture News, volume 38, pages 397--408, 2010.
[28]
K. Zhang, K. Wang, Y. Yuan, L. Guo, R. Lee, and X. Zhang. MegaKV: A case for GPUs to maximize the throughput of in-memory key-value stores. Proceedings of the VLDB Endowment, 8(11):1226--1237, July 2015.

Cited By

View all
  • (2024)Runtime Tests for Memory Error Handlers of In-Memory Key Value Stores Using MemFIIEICE Transactions on Information and Systems10.1587/transinf.2024EDP7019E107.D:11(1408-1421)Online publication date: 1-Nov-2024
  • (2024)Supports for Testing Memory Error Handling Code of In-memory Key Value Stores2024 19th European Dependable Computing Conference (EDCC)10.1109/EDCC61798.2024.00020(41-48)Online publication date: 8-Apr-2024
  • (2022)Graceful ECC-uncorrectable Error Handling in the Operating System Kernel2022 IEEE 33rd International Symposium on Software Reliability Engineering (ISSRE)10.1109/ISSRE55969.2022.00021(109-120)Online publication date: Oct-2022
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences
MEMSYS '16: Proceedings of the Second International Symposium on Memory Systems
October 2016
463 pages
ISBN:9781450343053
DOI:10.1145/2989081
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 October 2016

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. Error Correction
  2. In-memory Key-value Store
  3. Memory Fault Tolerance

Qualifiers

  • Research-article
  • Research
  • Refereed limited

Conference

MEMSYS '16

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)4
  • Downloads (Last 6 weeks)1
Reflects downloads up to 20 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2024)Runtime Tests for Memory Error Handlers of In-Memory Key Value Stores Using MemFIIEICE Transactions on Information and Systems10.1587/transinf.2024EDP7019E107.D:11(1408-1421)Online publication date: 1-Nov-2024
  • (2024)Supports for Testing Memory Error Handling Code of In-memory Key Value Stores2024 19th European Dependable Computing Conference (EDCC)10.1109/EDCC61798.2024.00020(41-48)Online publication date: 8-Apr-2024
  • (2022)Graceful ECC-uncorrectable Error Handling in the Operating System Kernel2022 IEEE 33rd International Symposium on Software Reliability Engineering (ISSRE)10.1109/ISSRE55969.2022.00021(109-120)Online publication date: Oct-2022
  • (2022)Hardening In-memory Key-value Stores against ECC-uncorrectable Memory Errors2022 52nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)10.1109/DSN53405.2022.00057(509-521)Online publication date: Jun-2022

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media