research-article

Design technology for fault-free and maximally-parallel wavelength-routed optical networks-on-chip

Authors:

Marco Gavanelli,

Maddalena Nonato,

Davide BertozziAuthors Info & Claims

2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)

Pages 1 - 8

https://doi.org/10.1145/2966986.2967023

Published: 07 November 2016 Publication History

Abstract

The recent interest in emerging interconnect technologies is bringing the issue of a proper EDA support for them to the forefront, so to tackle the design complexity. A relevant case study is provided by wavelength-routed optical NoCs (WRONoCs), which add communication performance guarantees to the typical latency, throughput and power benefits of an optical link, thus providing an appealing technology for the photonic integration of high-end embedded systems. Typically, only abstract WRONoC models are considered to figure out architecture-level performance, and logic connectivity patterns for the quantification of the required signal strength (i.e., static power). However, this design practice overlooks the needed refinement step, where key physical parameters are assigned such as wavelengths of the optical channels, and size of the optical filters. This step is unfortunately not decoupled from the architectural evaluation, since its main constraint (i.e., avoiding routing faults) turns out to be a key limiter for both the network scale and the achievable communication parallelism. By proposing a formal methodology to select WRONoC parameters while avoding the routing fault concern, this paper aims at maximizing the levels of connectivity and/or of bit parallelism that WRONoCs can achieve, while relating their upper bounds to the uncertainty of the manufacturing process.

8. References

[1]

D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini, and G. D. Micheli. Noc synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Transactions on Parallel and Distributed Systems, 16 (2): 113–129, 2005.

Digital Library

[2]

S. L. Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois, and P. Paulin. Optical ring network-on-chip (ornoc): Architecture and design methodology. In 2011 Design, Automation Test in Europe, pages 1–6, 2011.

[3]

M. Briere, B. Girodias, Y. Bouchebaba, G. Nicolescu, F. Mieyeville, F. Gaffiot, and I. O'Connor. System level assessment of an optical noc in an mpsoc platform. In 2007 Design, Automation Test in Europe Conference Exhibition, pages 1–6, April 2007.

[4]

A. Deb, R. Wille, O. Keszöcze, S. Hillmich, and R. Drechsler. Gates vs. splitters: Contradictory optimization objectives in the synthesis of optical circuits. J. Emerg. Technol. Comput. Syst., 13 (1):11:1–11:13, June 2016.

[5]

J. Flich and D. Bertozzi. Designing Network On-Chip Architectures in the Nanoscale Era. Chapman & Hall/CRC, 2010.

[6]

M. Gebser, B. Kaufmann, and T. Schaub. Conflict-driven answer set solving: From theory to practice. Artificial Intelligence, 187–188:52–89, 2012.

[7]

M. Gelfond. Answer sets. In F. van Harmelen, V. Lifschitz, and B. Porter, editors, Handbook of Knowledge Representation, chapter 7, pages 285–316.Elsevier Science 2008.

[8]

A. B. Kahng and F. Koushanfar. Evolving eda beyond its e-roots: An overview. In Proceedings of the IEEE/ACM InternationalConference on Computer-Aided Design, ICCAD '15, pages 247–254, Piscataway, NJ, USA, 2015. IEEE Press.

[9]

S. Koohi, M. Abdollahi, and S. Hessabi. All-optical wavelength-routed noc based on a novel hierarchical topology. In Networks on Chip (NoCS), 2011 Fifth IEEE/ACM InternationalSymposium on, pages 97–104, May 2011.

[10]

A. V. Krishnamoorthy, X. Zheng, G. Li, J. Yao, T. Pinguet, A. Mekis, H. Thacker, I. Shubin, Y. Luo, K. Raj, and J. E. Cunningham. Exploiting cmos manufacturing to reduce tuning requirements for resonant optical devices. IEEE Photonics Journal, 3 (3):567–579, June 2011.

[11]

D. Liang and J. E. Bowers. Recent progress in lasers on silicon. Nat Photon, 4 (8):511–517, Aug 2010.

[12]

R. Martin. Large Scale Linear and Integer Optimization: A Unified Approach. Springer US 1999.

[13]

K. Miliotis, G. Papadimitriou, and A. Pomportsis. Design alternatives for wavelength routing networks. Optics & Laser Technology, 35 (2):137–154, 2003.

[14]

I. O'Connor, M. Brière, E. Drouard, A. Kazmierczak, F. Tissafi-Drissi, D. Navarro, F. Mieyeville, J. Dambre, D. Stroobandt, J.-M. Fedeli, Z. Lisik, and F. Gaffiot. Towards reconfigurable optical networks on chip, 2005.

[15]

A. Parini, L. Ramini, G. Bellanca, and D. Bertozzi. Abstract modelling of switching elements for optical networks-on-chip with technology platform awareness. In Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip, INA-OCMC '11, pages 31–34, New York, NY, USA, 2011. ACM.

[16]

L. Ramini, P. Grani, S. Bartolini, and D. Bertozzi. Contrasting wavelength-routed optical noc topologies for power-efficient 3d-stacked multicore processors using physical-layer analysis. In Design, Automation Test in Europe Conference Exhibition (DATE), 2013, pages 1589–1594, March 2013.

[17]

L. Ramini, M. Tala, and D. Bertozzi. Exploring communication protocols for optical networks-on-chip based on ring topologies. In Asia Communications and Photonics Conference 2014, page ATh3A.165. Optical Society of America 2014.

[18]

Sonics, Inc. SonicsStudio: Next Generation Development Environment. http://sonicsinc.com/products/development-tools/sonicsstudio-director/

[19]

M. Tala, M. Castellari, D. Bertozzi, M. Balboni, and L. Ramini. Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive. In Int. Network-on-Chip Symposium, 2016.

[20]

X. Tan, M. Yang, L. Zhang, Y. Jiang, and J. Yang. On a scalable, non-blocking optical router for photonic networks-on-chip designs. In Symposium on Photonics and Optoelectronics (SOPO), pages 1–4, May 2011.

[21]

A. Von Beuningen and U. Schlichtmann. Platon: A force-directed placement algorithm for 3d optical networks-on-chip. In ISPD 2016: 27–34.

Cited By

Truppel ATseng TSchlichtmann U(2023)Accurate Infinite-Order Crosstalk Calculation for Optical Networks-on-ChipJournal of Lightwave Technology10.1109/JLT.2022.321015941:1(4-16)Online publication date: 1-Jan-2023
https://doi.org/10.1109/JLT.2022.3210159
Chen KChen YLu YChang Y(2023)Toward Parallelism-Optimal Topology Generation for Wavelength-Routed Optical NoC Designs2023 60th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC56929.2023.10247996(1-6)Online publication date: 9-Jul-2023
https://doi.org/10.1109/DAC56929.2023.10247996
Truppel ATseng TBertozzi DAlves JSchlichtmann U(2020)PSION+: Combining logical topology and physical layout optimization for Wavelength-Routed ONoCsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.2971536(1-1)Online publication date: 2020
https://doi.org/10.1109/TCAD.2020.2971536
Show More Cited By

Index Terms

Design technology for fault-free and maximally-parallel wavelength-routed optical networks-on-chip

Index terms have been assigned to the content through auto-classification.

Recommendations

Rwa and wavelength conversion in wavelength-routed all-optical wdm networks
Multi-Resonance Mesh-Based Wavelength-Routed Optical Networks-on-Chip
DAC '24: Proceedings of the 61st ACM/IEEE Design Automation Conference

Wavelength-routed optical networks-on-chip (WRONoCs) are well-known for providing high-speed and collision-free communication in multi-core processors. Previous work was unable to simultaneously reduce the design complexity and total optical power ...
Wavelength-Routed Optical Networks-on-Chip: Design Methods and Tools to Bridge the Gap Between Logic Topologies and Physical Ones in 3D Architectures
GLSVLSI '18: Proceedings of the 2018 Great Lakes Symposium on VLSI

Silicon photonics is gaining momentum as a candidate technology platform for future intra- and inter-chip communications. However, its industrial uptake depends not only on technology maturity, but also on the capability to bridge the abstraction gap ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Guide Proceedings

2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)

Nov 2016

946 pages

Copyright © 2016.

Publisher

IEEE Press

Publication History

Published: 07 November 2016

Permissions

Request permissions for this article.

Request Permissions

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
98
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 08 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Truppel ATseng TSchlichtmann U(2023)Accurate Infinite-Order Crosstalk Calculation for Optical Networks-on-ChipJournal of Lightwave Technology10.1109/JLT.2022.321015941:1(4-16)Online publication date: 1-Jan-2023
https://doi.org/10.1109/JLT.2022.3210159
Chen KChen YLu YChang Y(2023)Toward Parallelism-Optimal Topology Generation for Wavelength-Routed Optical NoC Designs2023 60th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC56929.2023.10247996(1-6)Online publication date: 9-Jul-2023
https://doi.org/10.1109/DAC56929.2023.10247996
Truppel ATseng TBertozzi DAlves JSchlichtmann U(2020)PSION+: Combining logical topology and physical layout optimization for Wavelength-Routed ONoCsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.2971536(1-1)Online publication date: 2020
https://doi.org/10.1109/TCAD.2020.2971536
Truppel ATseng TBertozzi DAlves JSchlichtmann UBustany ISwartz W(2019)PSIONProceedings of the 2019 International Symposium on Physical Design10.1145/3299902.3309747(49-56)Online publication date: 4-Apr-2019
https://dl.acm.org/doi/10.1145/3299902.3309747
Liu DZhao ZWang ZYing ZChen RPan D(2018)OPERONProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196084(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196084
Bertozzi DGavanelli MNonato MChen DHomayoun HTaskin B(2018)Wavelength-Routed Optical Networks-on-ChipProceedings of the 2018 Great Lakes Symposium on VLSI10.1145/3194554.3194607(311-316)Online publication date: 30-May-2018
https://dl.acm.org/doi/10.1145/3194554.3194607
Liu DZhao ZWang ZYing ZChen RZ. Pan D(2018)OPERON: Optical-electrical Power-efficient Route Synthesis for On-chip Signals2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)10.1109/DAC.2018.8465879(1-6)Online publication date: Jun-2018
https://doi.org/10.1109/DAC.2018.8465879
Liu ZLiu TWen WJiang LXu JWang YQuan G(2018)DeepN-JPEG: A Deep Neural Network Favorable JPEG-based Image Compression Framework2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)10.1109/DAC.2018.8465809(1-6)Online publication date: Jun-2018
https://doi.org/10.1109/DAC.2018.8465809
Werner SNavaridas JLuján M(2017)A Survey on Optical Network-on-Chip ArchitecturesACM Computing Surveys10.1145/313134650:6(1-37)Online publication date: 6-Dec-2017
https://dl.acm.org/doi/10.1145/3131346
Ortin-Obon MTala MRamini LVinals-Yufera VBertozzi D(2017)Contrasting Laser Power Requirements of Wavelength-Routed Optical NoC Topologies Subject to the Floorplanning, Placement, and Routing Constraints of a 3-D-Stacked SystemIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2017.267777925:7(2081-2094)Online publication date: Jul-2017
https://doi.org/10.1109/TVLSI.2017.2677779

View Options

View options

Figures

Tables

Media

View Table of Conten