research-article

Run-time Cache Configuration for the LEON-3 Embedded Processor

Authors:

Bruno A. Silva,

Lucas A. Cuminato,

Vanderlei Bonato,

Pedro C. DinizAuthors Info & Claims

SBCCI '15: Proceedings of the 28th Symposium on Integrated Circuits and Systems Design

Article No.: 42, Pages 1 - 6

https://doi.org/10.1145/2800986.2801026

Published: 31 August 2015 Publication History

Abstract

Cache parameters such as size and associativity are fixed at manufacturing time which are often not tuned for the specific characteristics of each application code. The net result is excessive energy consumption and lower performance. This paper explores the benefits of the use of a reconfigurable data cache in terms of capacity and associativity in a LEON-3 embedded system. We present real energy and execution time results for a set of graph-based and numerical algorithms. For a combined application of these algorithms, the results reveal an aggregate energy savings of 7% and a execution time penalty of just 1% over the best fixed-associativity cache architecture with the same capacity. We further explore the performance of a dynamic cache way shutdown adaptive algorithm and evaluate its performance and energy benefits in the context of the SLAM-EKF position estimation robotics algorithm.

References

[1]

J. Abella and A. González. Heterogeneous Way-Size Cache. In Proc. of the 20th annual Intl. Conf. on Supercomputing, pp. 239--248, 2006.

Digital Library

[2]

D. Albonesi. Selective Cache Ways: On-Demand Cache Resource Allocation. In Proc. of the 32nd Annual Intl. Symp. on Microarchitecture (MICRO'32), pp. 248--259, 1999.

Digital Library

[3]

A. Asaduzzaman. Cache Optimization for Real-time Embedded Systems. PhD thesis, Florida Atlantic University, 2009.

[4]

L. Chen, X. Zou, J. Lei, and Z. Liu. Dynamically Reconfigurable Cache for Low-Power Embedded System. In Proc. of the third Intl. Conf. on Natural Computation (ICNC), vol. 5, pp. 180--184, Aug 2007.

Digital Library

[5]

Gaisler. Aeroflex Gaisler, 2012.

[6]

A. González, C. Aliagas, and M. Valero. A Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality. In Proc. of the Intl. Conf. on Supercomputing, 1995.

Digital Library

[7]

A. Gordon-Ross and F. Vahid. A Self-Tuning Configurable Cache. In Proc. of the Design Automation Conf. (DAC), pp. 234--237, 2007.

Digital Library

[8]

S. Mittal, Z. Zhang, and J. Vetter. FlexiWay: A Cache Energy Saving Technique using Fine-grained Cache Reconfiguration. In Proc. of the 31st IEEE Intl. Conf. on Comp. Design (ICCD), pp. 100--107, Oct 2013.

[9]

J. Sánchez and A. González. A Locality Sensitive Multi-Module Cache with Explicit Management. In Proc. of the Intl. Conf. on Supercomputing, 1999.

Digital Library

[10]

The SPARC Architecture Manual: Ver.8, 1992.

Digital Library

[11]

K. Sundararajan, T. Jones, and N. Topham. Smart cache: A self adaptive cache architecture for energy efficiency. ICSAMOS, pp. 41--50, 2011.

[12]

K. Theobald, H. Hum, and G. Gao. A Design Framework for Hybrid-Access Caches. In Proc. of the First Intl. Symp. on High-Performance Computer Architecture (HPCA'95), pp. 144--153. IEEE Computer Society Press, Jan. 1995.

Digital Library

[13]

S. Thrun, W. Burgard, and D. Fox. Probabilistic Robotics (Intelligent Robotics and Autonomous Agents). The MIT Press, 2005.

Digital Library

[14]

W. Wang, P. Mishra, and S. Ranka. Dynamic Cache Reconfiguration and Partitioning for Energy Optimization in Real-Time Multi-core Systems. In Proc. of the 48th Design Automation Conf. (DAC), pp. 948--953, June 2011.

Digital Library

[15]

Xilinx. Virtex-6 FPGA ML605 Evaluation Kit, 2012.

[16]

C. Zhang, F. Vahid, and R. Lysecky. A Self-Tuning Cache Architecture for Embedded Systems. ACM Trans. Embed. Comput. Syst., 3(2):407--425, May 2004.

Digital Library

Cited By

Ribeiro LJacobi RJunior Fda Silva JSilva I(2022)Evaluating a Machine Learning-based Approach for Cache Configuration2022 IEEE 13th Latin America Symposium on Circuits and System (LASCAS)10.1109/LASCAS53948.2022.9789040(1-4)Online publication date: 1-Mar-2022
https://doi.org/10.1109/LASCAS53948.2022.9789040
Vazquez RGordon-Ross AStitt G(2019)Energy Prediction for Cache Tuning in Embedded Systems2019 IEEE 37th International Conference on Computer Design (ICCD)10.1109/ICCD46524.2019.00091(630-637)Online publication date: Nov-2019
https://doi.org/10.1109/ICCD46524.2019.00091
Sinha MRout SGade SDeb S(2018)Near Threshold Last Level Cache for Energy Efficient Embedded Applications2018 Ninth International Green and Sustainable Computing Conference (IGSC)10.1109/IGCC.2018.8752134(1-6)Online publication date: Oct-2018
https://doi.org/10.1109/IGCC.2018.8752134
Show More Cited By

Index Terms

Run-time Cache Configuration for the LEON-3 Embedded Processor
1. Computer systems organization
  1. Embedded and cyber-physical systems
  2. Real-time systems
2. Hardware
  1. Integrated circuits
    1. Semiconductor memory
      1. Dynamic memory

Recommendations

Data filter cache with word selection cache for low power embedded processor
RACS '13: Proceedings of the 2013 Research in Adaptive and Convergent Systems

Filter cache was proposed to reduce power consumption. The proposers inserted a small and fast cache, which is called Filter Cache, between core and L1 cache. Filter cache reduced the number of accesses to L1 cache and a significant power savings is ...
Run-time reconfiguration of expandable cache for embedded systems

Expandable cache proposed by Bournoutian and Orailoglu is very efficient in reducing miss rate and energy consumption with small area overhead. However, the original expandable cache with only one expansion scheme may lead to thrashing problems. In this ...
Run-Time Cache Bypassing

The growing disparity between processor and memory performance has made cache misses increasingly expensive. Additionally, data and instruction caches are not always used efficiently, resulting in large numbers of cache misses. Therefore, the importance ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

SBCCI '15: Proceedings of the 28th Symposium on Integrated Circuits and Systems Design

August 2015

279 pages

ISBN:9781450337632

DOI:10.1145/2800986

General Chair:
Robson Nunes de Lima
UFBA, Brazil
,
Program Chairs:
Ana Isabela Araújo Cunha
UFBA, Brazil
,
Calvin Plett
Carleton University, Canada
,
Publications Chair:
Wagner Luiz Alves de Oliveira
UFBA, Brazil

Copyright © 2015 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SBC: Brazilian Computer Society
SIGDA: ACM Special Interest Group on Design Automation
SBMICRO: Brazilian Microelectronics Society

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 31 August 2015

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

SBCCI '15

Sponsor:

SBC
SIGDA
SBMICRO

SBCCI '15: 28th Symposium on Integrated Circuits and Systems Design

August 31 - September 4, 2015

Salvador, Brazil

Acceptance Rates

SBCCI '15 Paper Acceptance Rate 43 of 98 submissions, 44%;

Overall Acceptance Rate 133 of 347 submissions, 38%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
63
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 01 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Ribeiro LJacobi RJunior Fda Silva JSilva I(2022)Evaluating a Machine Learning-based Approach for Cache Configuration2022 IEEE 13th Latin America Symposium on Circuits and System (LASCAS)10.1109/LASCAS53948.2022.9789040(1-4)Online publication date: 1-Mar-2022
https://doi.org/10.1109/LASCAS53948.2022.9789040
Vazquez RGordon-Ross AStitt G(2019)Energy Prediction for Cache Tuning in Embedded Systems2019 IEEE 37th International Conference on Computer Design (ICCD)10.1109/ICCD46524.2019.00091(630-637)Online publication date: Nov-2019
https://doi.org/10.1109/ICCD46524.2019.00091
Sinha MRout SGade SDeb S(2018)Near Threshold Last Level Cache for Energy Efficient Embedded Applications2018 Ninth International Green and Sustainable Computing Conference (IGSC)10.1109/IGCC.2018.8752134(1-6)Online publication date: Oct-2018
https://doi.org/10.1109/IGCC.2018.8752134
Navarro OHuebner M(2018)Runtime Adaptive Cache for the LEON3 ProcessorApplied Reconfigurable Computing. Architectures, Tools, and Applications10.1007/978-3-319-78890-6_28(343-354)Online publication date: 8-Apr-2018
https://doi.org/10.1007/978-3-319-78890-6_28
Upadhyay BSudarshan T(2016)Design space exploration of cache memory — A survey2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)10.1109/ICEEOT.2016.7755102(2294-2297)Online publication date: Mar-2016
https://doi.org/10.1109/ICEEOT.2016.7755102

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents