research-article

A GPU-based implementation for the gamma multiset rewriting paradigm

Authors:

Rubens H. P. de Almeida,

Rui R. Mello, Jr.,

Gabriel A. L. Paillard,

Felipe M. G. FrançaAuthors Info & Claims

SAC '16: Proceedings of the 31st Annual ACM Symposium on Applied Computing

Pages 1225 - 1230

https://doi.org/10.1145/2851613.2851719

Published: 04 April 2016 Publication History

Get Access

Abstract

This work presents a GPU-based implementation of the Gamma multiset rewriting paradigm. Inspired by the chemical reaction metaphor, Gamma was conceived as a highlevel abstract language for programs specification in a very simple, concise, and naturally parallel way, making clearer the distinction between the problem itself and the underlying implementation issues. We believe that the computational model adopted by Gamma matches naturally with the Graphics Processing Units execution mode, once both concepts consist basically in parallel processing of data. We extended an earlier distributed and parallel implementation of the Gamma language called Gamma-Base, adding support to execution of Gamma programs over the GPUs, and we called this new implementation Gamma-GPU. Practical experiments were conducted in a GPU cluster, which showed us the correctness of the new implementation, besides good speedups comparing to a sequential Gamma implementation, proving the contributions introduced by our work.

References

[1]

J.-P. Banâtre and D. Le Métayer. A new computational model and its discipline of programming. In: Rapport de Recherche 566, INRIA, France, 1986.

Google Scholar

[2]

C. Creveuil. Implementation of gamma on the connection machine. In Research Directions in High-Level Parallel Programming Languages, pages 219--230, 1992.

Digital Library

Google Scholar

[3]

R. H. P. de Almeida. Uma derivação do paradigma de reescrita de multiconjuntos gamma para a arquitetura gpu. M.Sc. Thesis, PESC, Universidade Federal do Rio de Janeiro, Rio de Janeiro, RJ, Brazil, 2015.

Google Scholar

[4]

R. R. de Mello Junior. Fusão de dados em gamma. MSc. Thesis, PESC, Universidade Federal do Rio de Janeiro, Rio de Janeiro, RJ, Brazil, 2015.

Google Scholar

[5]

F. Franca, J. Muylaert Filho, and G. Paillard. Uma proposta de um escalonador para gamma. In II Workshop em Sistemas Computacionais de Alto Desempenho, pages 47--54, Pirenópolis, Brazil, 2001.

Google Scholar

[6]

H. Lin, J. Kemp, and P. Gilbert. Computing gamma calculus on computer cluster. Int. J. Technol. Diffus., 1(4):42--52, Oct. 2010.

Digital Library

Google Scholar

[7]

G. Paillard, F. Franca, and J. Muylaert Filho. A distributed implementation of structured gamma. In Parallel and Distributed Systems. ICPADS 2001. Proceedings. Eighth International Conference on, pages 445--450, 2001.

Digital Library

Google Scholar

Cited By

View all

Mello RPaillard GAraujo LDiniz PFrança F(2023)GSink - A Runtime for Gamma Programs and its CGRA Mapping Proposal2023 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW59300.2023.00076(444-451)Online publication date: May-2023
https://doi.org/10.1109/IPDPSW59300.2023.00076
Mello Rde Araújo LAlves TMarzulo LPaillard GFrança F(2021)Gamma — General Abstract Model for Multiset mAnipulation and dynamic dataflow model: An equivalence studyConcurrency and Computation: Practice and Experience10.1002/cpe.617633:11Online publication date: 20-Jan-2021
https://doi.org/10.1002/cpe.6176
de Mello Junior Rde Araújo LDutra DPaillard Gde Amorim CFrança Fde Castro APinto JChagas do Nascimento RFelici-Castell SSamper Zapater J(2020)Fluid computingProceedings of the 10th Euro-American Conference on Telematics and Information Systems10.1145/3401895.3401932(1-8)Online publication date: 25-Nov-2020
https://dl.acm.org/doi/10.1145/3401895.3401932
Show More Cited By

Index Terms

A GPU-based implementation for the gamma multiset rewriting paradigm

Recommendations

On the Efficacy of a Fused CPU+GPU Processor (or APU) for Parallel Computing
SAAHPC '11: Proceedings of the 2011 Symposium on Application Accelerators in High-Performance Computing

The graphics processing unit (GPU) has made significant strides as an accelerator in parallel computing. However, because the GPU has resided out on PCIe as a discrete device, the performance of GPU applications can be bottlenecked by data transfers ...
Divide and Conquer on Hybrid GPU-Accelerated Multicore Systems

With the raw computing power of graphics processing units (GPUs) being more widely available in commodity multicore systems, there is an imminent need to harness their power for important numerical libraries such as LAPACK. In this paper, we consider ...
PIPSEA: A Practical IPsec Gateway on Embedded APUs
CCS '16: Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security

Accelerated Processing Unit (APU) is a heterogeneous multicore processor that contains general-purpose CPU cores and a GPU in a single chip. It also supports Heterogeneous System Architecture (HSA) that provides coherent physically-shared memory between ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

SAC '16: Proceedings of the 31st Annual ACM Symposium on Applied Computing

April 2016

2360 pages

ISBN:9781450337397

DOI:10.1145/2851613

Conference Chair:
Sascha Ossowski
University Rey Juan Carlos, Spain

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 04 April 2016

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

SAC 2016

Sponsor:

SIGAPP

SAC 2016: Symposium on Applied Computing

April 4 - 8, 2016

Pisa, Italy

Acceptance Rates

SAC '16 Paper Acceptance Rate 252 of 1,047 submissions, 24%;

Overall Acceptance Rate 1,650 of 6,669 submissions, 25%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
44
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)1

Reflects downloads up to 29 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Mello RPaillard GAraujo LDiniz PFrança F(2023)GSink - A Runtime for Gamma Programs and its CGRA Mapping Proposal2023 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW59300.2023.00076(444-451)Online publication date: May-2023
https://doi.org/10.1109/IPDPSW59300.2023.00076
Mello Rde Araújo LAlves TMarzulo LPaillard GFrança F(2021)Gamma — General Abstract Model for Multiset mAnipulation and dynamic dataflow model: An equivalence studyConcurrency and Computation: Practice and Experience10.1002/cpe.617633:11Online publication date: 20-Jan-2021
https://doi.org/10.1002/cpe.6176
de Mello Junior Rde Araújo LDutra DPaillard Gde Amorim CFrança Fde Castro APinto JChagas do Nascimento RFelici-Castell SSamper Zapater J(2020)Fluid computingProceedings of the 10th Euro-American Conference on Telematics and Information Systems10.1145/3401895.3401932(1-8)Online publication date: 25-Nov-2020
https://dl.acm.org/doi/10.1145/3401895.3401932
Mello RAraujo LAlves TMarzulo LPaillard GFranca F(2019)Exploring the Equivalence between Dynamic Dataflow Model and Gamma - General Abstract Model for Multiset mAnipulation2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW.2019.00133(809-816)Online publication date: May-2019
https://doi.org/10.1109/IPDPSW.2019.00133

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

On the Efficacy of a Fused CPU+GPU Processor (or APU) for Parallel Computing

Divide and Conquer on Hybrid GPU-Accelerated Multicore Systems

PIPSEA: A Practical IPsec Gateway on Embedded APUs