research-article

Author retrospective for compiler-directed data prefetching in multiprocessors with memory hierarchies

Authors:

Eddie Gornish,

Elana Granston,

Alexander V. VeidenbaumAuthors Info & Claims

ACM International Conference on Supercomputing 25th Anniversary Volume

Pages 9 - 11

https://doi.org/10.1145/2591635.2591644

Published: 10 June 2014 Publication History

Get Access

Abstract

The ideas of compiler-generated prefetching were first proposed in the late 80's. Two main research directions were pursued, both addressed prefetching for loop-based applications containing arrays with regular access patterns. Our approach assumed a hardware prefetcher controlled by software and prefetching into a separate prefetch buffer and finding the earliest point such a prefetch can possibly be initiated. The other approach proposed to prefetch into a cache using a prefetch instruction. This retrospective examines the decisions made at the time and their applicability in today's high-performance processors.

References

[1]

Alexander V. Veidenbaum. A Compiler-Assisted Cache Coherence Solution for Multiprocessors. Intl. Conference on Parallel Processing (ICPP), 1986. pp. 1029--1036.

Google Scholar

[2]

Randy Allen, Ken Kennedy. Automatic Translation of Fortran Programs to Vector Form. ACM Trans. Program. Lang. Syst. 9(4), pp. 491--542 (1987).

Digital Library

Google Scholar

[3]

Norman P. Jouppi. "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," Intl. Symposium on Computer Architecture (ISCA), 1990. pp. 364--373.

Digital Library

Google Scholar

[4]

Todd C. Mowry, Anoop Gupta. Tolerating Latency Through Software-Controlled Prefetching in Shared-Memory Multiprocessors. J. Parallel Distrib. Comput. 12(2), pp. 87--106 (1991).

Digital Library

Google Scholar

[5]

David. J Kuck, et al. The Cedar System and an Initial Performance Study. Intl. Symposium on Computer Architecture (ISCA), 1993. pp. 213--223.

Digital Library

Google Scholar

[6]

Daniel Lenoski, et al. The DASH Prototype: Implementation and Performance. Intl. Symposium on Computer Architecture (ISCA), 1992. pp. 92--103.

Digital Library

Google Scholar

Index Terms

Author retrospective for compiler-directed data prefetching in multiprocessors with memory hierarchies
1. Software and its engineering
  1. Software notations and tools
    1. Compilers

Recommendations

A compiler-directed data prefetching scheme for chip multiprocessors
PPoPP '09: Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming

Data prefetching has been widely used in the past as a technique for hiding memory access latencies. However, data prefetching in multi-threaded applications running on chip multiprocessors (CMPs) can be problematic when multiple cores compete for a ...
A compiler-directed data prefetching scheme for chip multiprocessors
PPoPP '09

Data prefetching has been widely used in the past as a technique for hiding memory access latencies. However, data prefetching in multi-threaded applications running on chip multiprocessors (CMPs) can be problematic when multiple cores compete for a ...
Maintaining Cache Coherence through Compiler-Directed Data Prefetching

In this paper, we propose a compiler-directed cache coherence scheme which makes use of data prefetching to enforce cache coherence in large-scale distributed shared-memory (DSM) systems. TheCache Coherence With Data Prefetching(CCDP) scheme uses ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ACM International Conference on Supercomputing 25th Anniversary Volume

June 2014

94 pages

ISBN:9781450328401

DOI:10.1145/2591635

Editor:
Utpal Banerjee

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 June 2014

Check for updates

Author Tags

Qualifiers

Research-article

Acceptance Rates

Overall Acceptance Rate 629 of 2,180 submissions, 29%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

0
Total Citations
85
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)1

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Index Terms

Recommendations

A compiler-directed data prefetching scheme for chip multiprocessors

A compiler-directed data prefetching scheme for chip multiprocessors

Maintaining Cache Coherence through Compiler-Directed Data Prefetching