Article

Free access

Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time

Authors:

V. Chandramouli,

Karem A. SakallahAuthors Info & Claims

DAC '96: Proceedings of the 33rd annual Design Automation Conference

Pages 617 - 622

https://doi.org/10.1145/240518.240635

Published: 01 June 1996 Publication History

PDF eReader

References

[1]

J.K. Abrokvah et al., "A Manufacturable Complementary GaAs Process", IEEE GaAs IC Symposium, pp:127-130, 1993.

Google Scholar

[2]

D. Aurvegne, N. Azemard, D. Deschacht, and M. Robert, "Input Waveform Slope Effects in CMOS Delays," IEEE Journal of Solid State Circuits, 25(6):1588-1590, 1990.

Crossref

Google Scholar

[3]

J.R. Burns, "Switching Response of Complimentary-Symmetry MOS Transistor Logic Circuits", RCA Review, 25(12):627-661.

Google Scholar

[4]

V. Chandramouli and K. A. Sakallah, "Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time," CSE-TR-262-95, University of Michigan, October 1995.

Google Scholar

[5]

F.C. Chang, C. F. Chen, and R Subramaniam, "An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits," in 25th ACM/ IEEE Design Automation Conference, 1988.

Digital Library

Google Scholar

[6]

H.-Y. Chen and S. Dutta, "A Timing Model for Static CMOS Gates," in IEEE Conference on Computer-Aided Design, 1989.

Google Scholar

[7]

S. Dutta, S. S. M. Shetty and S. L. Lusky, "A Comprehensive Delay Model for CMOS Inverters", IEEE Journal of Solid-State Circuits, 30(8):864-871, 1995.

Crossref

Google Scholar

[8]

C.T. Gray, W. Liu, and R. K. Cavin III, "Exact Timing Analysis Considering Data Dependent Delays," Technical Report NCSU-VLSI-92- 04, North Carolina State University, December 1992.

Google Scholar

[9]

N. Hedenstierna and K. O. Jeppson, "CMOS Circuit Speed and Buffer Optimization", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 6(2):270-281, 1987.

Digital Library

Google Scholar

[10]

Y.-H. Jun, K. Jun, and S.-B. Park, "An Accurate and Efficient Delay time Modeling for MOS Logic Circuits using Polynomial Approximation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 9(6): 1027-1032, 1989.

Google Scholar

[11]

A.I. Kayssi, "A Methodology for the Construction of Accurate Timing Macromodels for Digital Circuits," Ph.D., University of Michigan, EECS Dept., 1993.

Google Scholar

[12]

A. I. Kayssi, K. A. Sakallah and T. Mudge, "The Impact of Signal Transition Time on Path Delay Computation", IEEE Transactions on Circuits and Systems-H: Analog and Digital Signal Processing, 40(5):302-309, 1993.

Crossref

Google Scholar

[13]

J. T. Kong and D. Overhauser, "Methods to Improve Digital MOS Macromodel Accuracy", IEEE Transactions on Computer-Aided Design of lntegrated Circuits and Systems, 14(7):868-881, 1995.

Digital Library

Google Scholar

[14]

H92A User's Manual, Meta-Software.

Google Scholar

[15]

A. Nabavi-Lishi and N. C. Rumin, "Inverter Models of CMOS Gates for Supply Current and Delay Evaluation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 13(10):1271-1279, 1994.

Digital Library

Google Scholar

[16]

T. Sakurai and A. R. Newton, "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas," IEEE Journal of Solid-State Circuits, 25(4):584-594, 1990.

Crossref

Google Scholar

[17]

T. Sakurai and A. R. Newton, "Delay Analysis of Series Connected MOSFETs", IEEE Journal of Solid-State Circuits, 26(2):122- 131,1991.

Crossref

Google Scholar

[18]

S.-Z. Sun, D. H. C. Du, and H.-C. Chen, "Efficient Timing Analysis for CMOS Circuits Considering Data Dependent Delays," in Proc. IEEE International Conference on Computer Design (ICCD), Cambridge, Massachusetts, 1994.

Digital Library

Google Scholar

[19]

TACTIC User and Reference Manual, Cascade Design Automation Corporation, 1994.

Google Scholar

[20]

Design Compiler Family Reference, V3.2b, Synopsis Inc.

Google Scholar

Cited By

View all

Ferdowsi ASchmid USalzmann J(2023)Accurate Hybrid Delay Models for Dynamic Timing Analysis2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD57390.2023.10323646(1-9)Online publication date: 28-Oct-2023
https://doi.org/10.1109/ICCAD57390.2023.10323646
Ferdowsi AFügger MSalzmann JSchmid U(2023)A Hybrid Delay Model for Interconnected Multi-Input Gates2023 26th Euromicro Conference on Digital System Design (DSD)10.1109/DSD60849.2023.00060(381-390)Online publication date: 6-Sep-2023
https://doi.org/10.1109/DSD60849.2023.00060
Chang JHuang RLin LWen C(2015)TA-FTAProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744914(1-6)Online publication date: 7-Jun-2015
https://dl.acm.org/doi/10.1145/2744769.2744914
Show More Cited By

Index Terms

Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time
1. Applied computing
  1. Physical sciences and engineering
2. Hardware
  1. Electronic design automation
    1. Physical design (EDA)

Recommendations

Statistical gate delay model considering multiple input switching
DAC '04: Proceedings of the 41st annual Design Automation Conference

There is an increased dominance of intra-die process variations, creating a need for an accurate and fast statistical timing analysis. Most of the recent proposed approaches assume a Single Input Switching model. Our experiments show that SIS ...
On the Modeling of Gate Delay Faults by Means of Transition Delay Faults
DFT '11: Proceedings of the 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems

This paper describes a novel modeling method for Gate Delay Faults. The methodology considers each Gate Delay Fault as equivalent to a set of Transition Delay Faults in the propagation paths of the affected port. The main advantage of using this model ...
A Temporal Logic for Input Output Symbolic Transition Systems
APSEC '05: Proceedings of the 12th Asia-Pacific Software Engineering Conference

In this paper, we present a temporal logic called F whose interpretation is over Input Output Symbolic Transition Systems (IOSTS). IOSTS extend transition systems to communications and data in order to tackle communications with system environment.F is ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '96: Proceedings of the 33rd annual Design Automation Conference

June 1996

839 pages

ISBN:0897917790

DOI:10.1145/240518

Chairmen:
Thomas P. Pennino
Bell Labs, Holmdel, NJ
,
Ellen J. Yoffa
IBM Corp., Yorktown Heights, NY

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1996

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC96

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC96: The 33rd Design Automation Conference

June 3 - 7, 1996

Nevada, Las Vegas, USA

Acceptance Rates

DAC '96 Paper Acceptance Rate 142 of 377 submissions, 38%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

24
Total Citations
View Citations
455
Total Downloads

Downloads (Last 12 months)60
Downloads (Last 6 weeks)4

Reflects downloads up to 19 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Ferdowsi ASchmid USalzmann J(2023)Accurate Hybrid Delay Models for Dynamic Timing Analysis2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD57390.2023.10323646(1-9)Online publication date: 28-Oct-2023
https://doi.org/10.1109/ICCAD57390.2023.10323646
Ferdowsi AFügger MSalzmann JSchmid U(2023)A Hybrid Delay Model for Interconnected Multi-Input Gates2023 26th Euromicro Conference on Digital System Design (DSD)10.1109/DSD60849.2023.00060(381-390)Online publication date: 6-Sep-2023
https://doi.org/10.1109/DSD60849.2023.00060
Chang JHuang RLin LWen C(2015)TA-FTAProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744914(1-6)Online publication date: 7-Jun-2015
https://dl.acm.org/doi/10.1145/2744769.2744914
FUKUOKA TTSUCHIYA AONODERA H(2009)Statistical Gate Delay Model for Multiple Input SwitchingIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E92.A.3070E92-A:12(3070-3078)Online publication date: 2009
https://doi.org/10.1587/transfun.E92.A.3070
Tsai SHuang C(2009)A false-path aware formal static timing analyzer considering simultaneous input transitionsProceedings of the 46th Annual Design Automation Conference10.1145/1629911.1629921(25-30)Online publication date: 26-Jul-2009
https://dl.acm.org/doi/10.1145/1629911.1629921
Tayade RNassif SAbraham JKyung CChoi KHa S(2008)Analytical model for the impact of multiple input switching noise on timingProceedings of the 2008 Asia and South Pacific Design Automation Conference10.5555/1356802.1356927(514-517)Online publication date: 21-Jan-2008
https://dl.acm.org/doi/10.5555/1356802.1356927
Fukuoka TTsuchiya AOnodera HKyung CChoi KHa S(2008)Statistical gate delay model for multiple input switchingProceedings of the 2008 Asia and South Pacific Design Automation Conference10.5555/1356802.1356878(286-291)Online publication date: 21-Jan-2008
https://dl.acm.org/doi/10.5555/1356802.1356878
Goel AVrudhula SSciuto D(2008)Current source based standard cell model for accurate signal integrity and timing analysisProceedings of the conference on Design, automation and test in Europe10.1145/1403375.1403515(574-579)Online publication date: 10-Mar-2008
https://dl.acm.org/doi/10.1145/1403375.1403515
Menezes NKashyap CAmin CFix L(2008)A "true" electrical cell model for timing, noise, and power grid verificationProceedings of the 45th annual Design Automation Conference10.1145/1391469.1391589(462-467)Online publication date: 8-Jun-2008
https://dl.acm.org/doi/10.1145/1391469.1391589
Kashyap CAmin CMenezes NChiprout EGielen G(2007)A nonlinear cell macromodel for digital applicationsProceedings of the 2007 IEEE/ACM international conference on Computer-aided design10.5555/1326073.1326217(678-685)Online publication date: 5-Nov-2007
https://dl.acm.org/doi/10.5555/1326073.1326217
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Statistical gate delay model considering multiple input switching

On the Modeling of Gate Delay Faults by Means of Transition Delay Faults

A Temporal Logic for Input Output Symbolic Transition Systems