Implementation of genetic algorithms using FPGA technology
Article No.: 3, Pages 1 - 9
Abstract
The design presented in this paper is a Genetic Algorithm (GA) written in Vhsic Hardware Description Language (VHDL) and intended for a hardware implementation which is used for real time applications. The hardware implementation exploits the reprogrammability of certain types of Field-Programmable Gate Arrays (FPGAs) like those from Xilinx. GAs are a family of computational models inspired by evolution allowing the optimization of many problems related to digital solution, econometrics and finance. These algorithms encode a potential solution to a specific problem on a simple chromosome like data structure and apply recombination operators to these structures to preserve critical information.
References
[1]
D. B. Fogel, Evolutionary Computation, IEEE Press, 1995.
[2]
I. Rechenberg, Evolutionary strategie: Evolution, Frommann-Holzboog, Stuttgart, 1973.
[3]
D. E. Goldberg, Genetic Algorithms in Search, Optimization and Machine Learning, Addison-Wesley, 1989.
[4]
J. H. Holland, Adaptation in Natural and Artificial Systems, University of Michigan Press, 1975.
[5]
I. Lerman, et F. Ngouenet, Algorithmes génétiques séquentiels et parallèles pour une représentation affine des proximités, Rapport de Recherche de l'INRIA Rennes - Projet REPCO 2570, INRIA, 1995.
[6]
J. M. Arnold, D. A. Buell, et E. G. Davis, In Proceedings of the 4th Annual AGM Symposium on Parallel Algorithms and Architectures, pages 316--324, June 1992.
[7]
Z. Michalewicz, Genetic Algorithms + Data Structures = Evolutionary programs, Springer, 3ème Ed., 1996.
[8]
W. Stolzmann, Learning Classifier Systems using the Cognitive Mechanism of Anticipatory Behavioral Control, 1996.
[9]
D. H. Lehmer, Mathematical methods in large-scale computing units, Ann. Computing Lab. Harvard Univ. 141--146, 1951.
[10]
S. Narayanan, Hardware Implementation of Genetic Algorithm Modules for Intelligent Systems, IEEE International Midwest Symposium on Circuits and Systems, 2005.
[11]
G. G. Koonar, a Reconfigurable Hardware Implementation of Genetic Algorithms for VLSI CAD Design, Thesis, University of Guelph, 2003.
Index Terms
- Implementation of genetic algorithms using FPGA technology
Recommendations
An FPGA Framework for Genetic Algorithms: Solving the Minimum Energy Broadcast Problem
DSD '15: Proceedings of the 2015 Euromicro Conference on Digital System DesignSolving complex optimization problems with genetic algorithms (GAs) with custom computing architectures is a way to improve the execution time of this metaheuristic, which is known to consume considerable amounts of time to converge to final solutions. ...
Customizable FPGA IP core implementation of a general-purpose genetic algorithm engine
Hardware implementation of genetic algorithms (GAs) is gaining importance because of their proven effectiveness as optimization engines for real-time applications (e.g., evolvable hardware). Earlier hardware implementations suffer from major drawbacks ...
A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine
Accelerating a genetic algorithm (GA) by implementing it in a reconfigurable field programmable gate array (FPGA) is described. The implemented GA features: random parent selection, which conserves selection circuitry; a steady-state memory model, which ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2012 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- Altera Corp.: Altera Corporation
- TechMedia A/S: TechMedia A/S
In-Cooperation
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 04 September 2012
Check for updates
Qualifiers
- Research-article
Conference
FPGAWorld '12
Sponsor:
- Altera Corp.
- TechMedia A/S
FPGAWorld '12: Annual FPGA Conference
September 4 - October 5, 2012
Stockholm, Copenhagen, Tampere, Sweden
Acceptance Rates
Overall Acceptance Rate 4 of 6 submissions, 67%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 105Total Downloads
- Downloads (Last 12 months)4
- Downloads (Last 6 weeks)0
Reflects downloads up to 22 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in