Performance of the vectorial processor VEC-SM2 using serial multiport memory
Pages 390 - 397
References
[1]
Kenneth E. Batcher, "Design of a Massively Parallel Processor", Tutorial supercomputers design and applications Kai Hwang Computer Society Press, 1984, pp. 104-108.
[2]
Burton J. Smith, "Architecture and Applications of the Hep Multiprocessor Computer System", Tutorial supercomputers design and applications Kai Hwang Cornputer Society Press, 1984, pp. 231-238.
[3]
Allan Gottlieb, Ralph Grishman, Clyde P. Kruskal, Keim P. Mc Auliffe, Larry Rudolph and Marc Snir, "The NYU Ultracomputer- Designing an MIMD shared Memory, Parallel Computer", Tutorial supercomputers design and applications Kai Hwang Computer Society Press, 1984, pp. 276-290.
[4]
L. Gurtiss Widdoes, Jr. and Steven Correl, "The S1 Project: Developing High Performance Digital Computers'', Tutorial supercornputers design and applications Kai Hwang Computer Society Press, 1984, pp. 214-223.
[5]
Daniel Gajeki, David Kuck, Duncan Lawrie, Ahmed Sameh, "Cedar", Tutorial supercornputers design and applications Kai Hwang Computer Society Press, 1984, pp. 251-275.
[6]
Tse-Yun Feng, "A survey of Interconnection Networks", Tutorial supercornputer design and applications Kai Hwang Computer Society Press, 1984, pp. 109-124.
[7]
John R. Allen and Ken Kennedy, "PFC: a Program to Convert Fortran to Parallel Form", Tutorial supercomputer design and applications Kai Hwang Computer Society Press, 1984, pp. 186-203.
[8]
Frank Leghart, P.E, "Supercomputer Technology ", Computer Technology Research, 1989.
[9]
Kai Hwang and Fay~ A. Briggs, "Computer Architecture and Parallel Processing", Mc Graw Hill Book Cornpany, New york, 1984, pp. 145-320.
[10]
Supercomputers, Class VI Systems, Hardware and Software, Elsevier Science Publishers B. V, North Holland, 1986, pp. 1-168.
[11]
Clifford N. Arold, "Vector Optimisation on the Cyber 205", Tutorial supercornputer design and applications Kai Hwang Computer Society Press, 1984, pp. 179-185.
[12]
Howard Jay Siegel, "Interconnection Networks For Large Scale Parallel Processing Theory and Case Studies", D.C. Heath and Company, pp. 35-173, Massachusetts, 1985.
[13]
A. Mzoughi, M. Lalam, D. Litaize "Very High Speed Vectorial Processors Using Serial Multiport Memory As Data Memory", Parallel Processing:' CONPAR 92- VAPP, pp. 411-416, Lyon, France, September 1992.
[14]
P. Sainrat "R~seau d'interconnexion du multiprocesseur M3S - Etude et mise en oeuvre", PhD thesis, Universit~ P. Sabatier, Toulouse, France, 21 Jan. 91.
[15]
RW Hockney and CR Jesshop, "Parallel Computers: Architecture, Programming and AlgorJ{thms', I st edn, Bristol: Adam Hilger, pp. 47-143, Great Britain, 1981.
[16]
RW Hockney and CR Jesshop, "Parallel Computers: Architecture, Programming and Algorithms", ~nd edn, Bristol: Adam Hilger, pp. 82-205, Great Britain, 1988.
[17]
Simmons, Wasserman, Lubeck, Eyoang, Mendez, Harada, Ishiguro "A performance Comparison of Four Supercomputer", Communication of the A CM, Aug. 1992.
[18]
D. Litaize, A. Mzoughi, C. l~ochange, P. 5ainr~tt, "Towards a Shared-Memory Massively Parallel Multiprocessor", The 19th ISCA, Vol. 20, N.2, pp. 70-79, May 1992.
Index Terms
- Performance of the vectorial processor VEC-SM2 using serial multiport memory
Recommendations
Multiprocessors with a serial multiport memory and a pseudo crossbar of serial links used s a processor-memeory switch
This paper presents an inventive information exchange pro-cess between the main memory and cache equipped processors. It makes use of serial multiport memories and high throughput serial transmission supports. It is then possible to consider the ...
Performance of Processor-Memory Interconnections for Multiprocessors
A class of interconnection networks based on some existing permutation networks is described with applications to processor to memory communication in multiprocessing systems. These networks, termed delta networks, allow a direct link between any ...
Are multiport memories physically feasible?
Special issue on input/output in parallel computer systemsParallel Random Access Machine (PRAM) is a popular model for parallel computation that promises easy programmability and great parallel performance, but only if efficient shared main memories can be built. This won't be easy, because the complexity of ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 1996 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 01 January 1996
Check for updates
Qualifiers
- Article
Conference
ICS96
Sponsor:
ICS96: 1996 International Conference on Supercomputing
May 25 - 28, 1996
Pennsylvania, Philadelphia, USA
Acceptance Rates
ICS '96 Paper Acceptance Rate 50 of 116 submissions, 43%;
Overall Acceptance Rate 629 of 2,180 submissions, 29%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 249Total Downloads
- Downloads (Last 12 months)39
- Downloads (Last 6 weeks)6
Reflects downloads up to 29 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in