research-article

Timing analysis with nonseparable statistical and deterministic variations

Authors:

Natesan VenkateswaranAuthors Info & Claims

DAC '12: Proceedings of the 49th Annual Design Automation Conference

Pages 1061 - 1066

https://doi.org/10.1145/2228360.2228553

Published: 03 June 2012 Publication History

Get Access

Abstract

Statistical static timing analysis (SSTA) is ideal for random variations but is not suitable for environmental variations like Vdd and temperature. SSTA uses statistical approximation, according to which circuit timing is predicted accurately only for highly probable combinations of variational parameters. SSTA is not able to handle accurately deterministic sources of variation like supply voltage. This paper presents a novel technique for modeling nonseparable deterministic and statistical variations in single timing run.

References

[1]

C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan. First-order incremental block-based statistical timing analysis. DAC, pages 331--336, June 2004. San Diego, CA.

Digital Library

Google Scholar

[2]

H. Chang and S. S. Sapatnekar. Statistical timing analysis considering spatial correlations using a single PERT-like traversal. ICCAD, pages 621--625, November 2003. San Jose, CA.

Digital Library

Google Scholar

[3]

V. Zolotov, C. Visweswariah, and J. Xiong. Voltage binning under process variation. ICCAD, pages 425--432, 2009.

Digital Library

Google Scholar

[4]

J. W. Tschanz, S. Narendra, R. Nair, and V. De. Effectiveness of adaptive supply voltage and body bias for reducing impact of prameter variations in low power and high performance microprocessors. IEEE Journal of Solid State Circuits. Vol. 38, No. 5, pages 826--829, May 2003.

Crossref

Google Scholar

[5]

T. Chen and S. Naffziger. Comparison of adaptive body bias and adaptive supply voltage for improving delay and leakage under the presence of process variation. IEEE Trans. on VLSI. Vol. 11(5), pages 888--899, October 2003.

Digital Library

Google Scholar

[6]

B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner. The limit of dynamic voltage scaling and insomniac dynamic voltage scaling. IEEE Trans. on VLSI, 13(11):1239--1252, November 2005.

Digital Library

Google Scholar

[7]

S. Onaissi and F. N. Najm. A linear-time approach for static timing analysis covering all process corners. IEEE Trans. on CAD, 27(7):1291--1304, July 2008.

Digital Library

Google Scholar

[8]

H. Chang, V. Zolotov, C. Visweswariah, and S. Narayan. Parameterized block-based statistical timing analysis with non-Gaussian and nonlinear parameters. Proc. 2005 Design Automation Conference, pages 71--76, June 2005. Anaheim, CA.

Digital Library

Google Scholar

[9]

S. Bhardwaj, P. Ghanta, and S. Vrudhula. A framework for statistical timing analysis using non-linear delay and slew model. ICCAD, pages 225--230, November 2006.

Digital Library

Google Scholar

[10]

L. Zhang, Y. Hu, and C. C. Chen. Block based statistical timing analysis with extended canonical timing model. Proc. Asia South Pacific Design Automation Conference (ASPDAC), pages 250--253, January 2005. Shanghai, China.

Digital Library

Google Scholar

[11]

L. Chen, J. Xiong, and L. He. Non-gaussian statistical timing anmalysis using second-order polynomial fitting. IEEE Trans. on CAD, 28(1):130--140, January 2009.

Digital Library

Google Scholar

[12]

K. Chopra, B. Zhai, D. Blaauw, and D. Sylvester. A new statistical max operation for propagating skewness in statistical timing analysis. ICCAD, pages 237--243, November 2006.

Digital Library

Google Scholar

[13]

C. E. Clark. The greatest of a finite set of random variables. Operations Research, pages 145--162, March-April 1961.

Google Scholar

Cited By

View all

Ledalla RSinha DBhanji ALi CSchaeffer GGupta HBasile J(2021)Technology Lookup Table based Default Timing Assertions for Hierarchical Timing Closure2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE51398.2021.9474048(1558-1563)Online publication date: 1-Feb-2021
https://doi.org/10.23919/DATE51398.2021.9474048
Rao VSinha DSrimal NMaurya P(2016)Statistical path tracing in timing graphsProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2898096(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2898096
Sinha DZolotov VRaghunathan SWood MKalafala K(2016)Practical statistical static timing analysis with current source modelsProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2898068(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2898068
Show More Cited By

Index Terms

Timing analysis with nonseparable statistical and deterministic variations
1. Hardware
  1. Hardware validation

Recommendations

Statistical clock skew modeling with data delay variations
System Level Design

Accurate clock skew budgets are important for microprocessor designers to avoid hold-time failures and to properly allocate resources when optimizing global and local paths. Many published clock skew budgets neglect voltage jitter and process variation, ...
Practical statistical static timing analysis with current source models
DAC '16: Proceedings of the 53rd Annual Design Automation Conference

This paper considers the practical nuances of using current source gate models in an industrial statistical timing analysis environment. Specifically, the memory overhead of a naive implementation combining statistical and current source models to ...
A general framework for accurate statistical timing analysis considering correlations
DAC '05: Proceedings of the 42nd annual Design Automation Conference

The impact of parameter variations on timing due to process and environmental variations has become significant in recent years. With each new technology node this variability is becoming more prominent. In this work, we present a general Statistical ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '12: Proceedings of the 49th Annual Design Automation Conference

June 2012

1357 pages

ISBN:9781450311991

DOI:10.1145/2228360

General Chair:
Patrick Groeneveld
Magma Design Automation, Inc., San Jose, CA
,
Program Chairs:
Donatella Sciuto
Politecnico di Milano, Milano, Italy
,
Soha Hassoun
Tufts Univ., Medford, MA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

In-Cooperation

SIGBED: ACM Special Interest Group on Embedded Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 June 2012

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DAC '12

Sponsor:

EDAC
SIGDA

DAC '12: The 49th Annual Design Automation Conference 2012

June 3 - 7, 2012

California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
180
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)1

Reflects downloads up to 16 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Ledalla RSinha DBhanji ALi CSchaeffer GGupta HBasile J(2021)Technology Lookup Table based Default Timing Assertions for Hierarchical Timing Closure2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE51398.2021.9474048(1558-1563)Online publication date: 1-Feb-2021
https://doi.org/10.23919/DATE51398.2021.9474048
Rao VSinha DSrimal NMaurya P(2016)Statistical path tracing in timing graphsProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2898096(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2898096
Sinha DZolotov VRaghunathan SWood MKalafala K(2016)Practical statistical static timing analysis with current source modelsProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2898068(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2898068
Sinha DZolotov VFluhr EWood MRitzinger JVenkateswaran NShuma S(2016)Sharing and Re-use of Statistical Timing Macro-Models across Multiple Voltage DomainsProceedings of the 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)10.1109/VLSID.2016.17(493-498)Online publication date: 4-Jan-2016
https://dl.acm.org/doi/10.1109/VLSID.2016.17

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Statistical clock skew modeling with data delay variations

Practical statistical static timing analysis with current source models

A general framework for accurate statistical timing analysis considering correlations