Article

Free access

Information models of VHDL

Authors:

Cristian A. Giumale,

Hilary J. KahnAuthors Info & Claims

DAC '95: Proceedings of the 32nd annual ACM/IEEE Design Automation Conference

Pages 678 - 683

https://doi.org/10.1145/217474.217610

Published: 01 January 1995 Publication History

PDF eReader

References

[1]

Barton D.L. Steps Toward a More Precise Relationship Between Elements of the Application Protocol Models and Formal Systems Specifications. Proceedings EII'94 Conference, The Claremont Resort, Oakland, California, 4-5 May, 1994, pp 79-88

Google Scholar

[2]

Borger E., Glasser U. and Wolfgang M. The Semantics of Behavioural VHDL'93 Descriptions. Proceedings EURO-DAC'94/EURO- VHDL'94, Grenoble, September 19-23, IEEE Press 1994, pp 500-505

Digital Library

Google Scholar

[3]

Standards for Electronic Design Automation, Release 1.0. CAD Framework Initiative, Inc., 4030 W.Braker Lane, Suite 550, Austin, Texas 78759 U.S.A., 1992

Google Scholar

[4]

Coyne R.D. et al. Knowledge-BasedDesign Systems, Addison Wesley, 1990

Digital Library

Google Scholar

[5]

Electronic Design Interchange Format Version 300. Electronic Industries Association / EDIF Division, 2001 Pennsylvania Avenue, N.W., Washington, DC 20006, U.S.A., EIA-618, 1993

Google Scholar

[6]

EXPRESS Language Reference Manual. ISO 10303: Part 11 Version N14, April 1991

Google Scholar

[7]

Giumale C. A. and Kahn H.J. An Information Model of Time. Proc. IEEE/ACM Design Automation Conference, Dallas 14-18 June 1993, pp 668-672

Digital Library

Google Scholar

[8]

Giumale C. A. An Information Model of VHDL'87 (Draft). University of Manchester, August 1994

Google Scholar

[9]

Lopez Jet. al Integrating Tools in a VHDL Framework. Proceedings EII'94 Conference, The Claremont Resort, Oakland, California, 4-5 May, 1994, pp 33-41

Google Scholar

[10]

Olcoz S. and Colom J.M. The Discrete Event Simulation Semantics of VHDL. Proceedings of the International Conference of Simulation and Hardware Description Languages, Tempe, Arizona, January 1994, pp 128-134

Google Scholar

[11]

Schaefers L., Mueller W. and Wilkes W. Examination of Concepts in Existing Modelling Languages / Methodologies to Model Behavioural Semantics. Deliverable Report ECIP2/HU/008-1, 1992

Google Scholar

[12]

VHDL Language Reference Manual (IEEE Std 1076-1987/1993). IEEE, Inc., 345 East 47th Street, New York, NY 10017, USA, 1988/1993

Google Scholar

[13]

VIFASG 1076 VHDL Procedural Interface (Draft Version), VHDL Schema Definition (Draft Version). VIFASG Subgroup on Intermediate Form Definition, November 23, December 11, 1990

Google Scholar

Cited By

View all

Ecker WSchreiner J(2017)Metamodeling and Code Generation in the Springer Science+Business Media DordrechtHandbook of Hardware/Software Codesign10.1007/978-94-017-7358-4_32-1(1-41)Online publication date: 14-Apr-2017
https://doi.org/10.1007/978-94-017-7358-4_32-1
Ecker WSchreiner J(2017)Metamodeling and Code Generation in the Hardware/Software Interface DomainHandbook of Hardware/Software Codesign10.1007/978-94-017-7267-9_32(1051-1091)Online publication date: 27-Sep-2017
https://doi.org/10.1007/978-94-017-7267-9_32
Ecker WVelten MZafari LGoyal A(2014)Metasynthesis for Designing Automotive SoCsProceedings of the 51st Annual Design Automation Conference10.1145/2593069.2602974(1-6)Online publication date: 1-Jun-2014
https://dl.acm.org/doi/10.1145/2593069.2602974
Show More Cited By

Index Terms

Information models of VHDL
1. Applied computing
  1. Arts and humanities
    1. Architecture (buildings)
      1. Computer-aided design
  2. Physical sciences and engineering
    1. Engineering
      1. Computer-aided design
2. Hardware
  1. Integrated circuits
    1. Logic circuits

Recommendations

P4-To-VHDL

Automatic generation of parser and deparser blocks capable to process traffic at speed of 100Gbps.Protocol independent (can be used not only in computer networks).Easy implementation of the final application because both modules (parser and deparser) ...
VHDL and AHDL Digital System Implementation
VHDL vs. Bluespec system verilog: a case study on a Java embedded architecture
SAC '08: Proceedings of the 2008 ACM symposium on Applied computing

This paper compares two hardware design flows, based on the classic VHDL on one side and the relatively new Blue-spec System Verilog (BSV) on the other side. The comparison is based on a case study of a Java embedded architecture, comprising a Java ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '95: Proceedings of the 32nd annual ACM/IEEE Design Automation Conference

January 1995

760 pages

ISBN:0897917251

DOI:10.1145/217474

Chairman:
Bryan T. Preas
Xerox Parc, Palo Alto, CA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 January 1995

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC95

Sponsor:

EDAC
SIGDA

DAC95: The 32nd Design Automation Conference

June 12 - 16, 1995

California, San Francisco, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
268
Total Downloads

Downloads (Last 12 months)36
Downloads (Last 6 weeks)12

Reflects downloads up to 17 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Ecker WSchreiner J(2017)Metamodeling and Code Generation in the Springer Science+Business Media DordrechtHandbook of Hardware/Software Codesign10.1007/978-94-017-7358-4_32-1(1-41)Online publication date: 14-Apr-2017
https://doi.org/10.1007/978-94-017-7358-4_32-1
Ecker WSchreiner J(2017)Metamodeling and Code Generation in the Hardware/Software Interface DomainHandbook of Hardware/Software Codesign10.1007/978-94-017-7267-9_32(1051-1091)Online publication date: 27-Sep-2017
https://doi.org/10.1007/978-94-017-7267-9_32
Ecker WVelten MZafari LGoyal A(2014)Metasynthesis for Designing Automotive SoCsProceedings of the 51st Annual Design Automation Conference10.1145/2593069.2602974(1-6)Online publication date: 1-Jun-2014
https://dl.acm.org/doi/10.1145/2593069.2602974
Ecker WVelten MZafari LGoyal A(2014)Metasynthesis for Designing Automotive SoCs2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)10.1109/DAC.2014.6881398(1-6)Online publication date: Jun-2014
https://doi.org/10.1109/DAC.2014.6881398
Aylor JKlenke RLiebowitz J(2010)Performance Modeling and Analysis in VHDLKnowledge Management10.1201/9781420041125.ch68Online publication date: 11-Mar-2010
https://doi.org/10.1201/9781420041125.ch68
Klenke RAylor J(2009)Performance Modeling and Analysis in VHDLDesign Automation, Languages, and Simulations10.1201/9780203009284.ch4(4-1-4-42)Online publication date: 6-Nov-2009
https://doi.org/10.1201/9780203009284.ch4

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

P4-To-VHDL

VHDL and AHDL Digital System Implementation

VHDL vs. Bluespec system verilog: a case study on a Java embedded architecture