research-article

F²BFLY: an on-chip free-space optical network with wavelength-switching

Authors:

Zhiwen LiuAuthors Info & Claims

ICS '11: Proceedings of the international conference on Supercomputing

Pages 348 - 358

https://doi.org/10.1145/1995896.1995949

Published: 31 May 2011 Publication History

Abstract

The increasing number of cores in contemporary and future many-core processors will continue to demand high through-put, scalable, and energy efficient on-chip interconnection networks. To overcome the intrinsic inefficiency of electrical interconnects, researchers have leveraged recent developments in chip photonics to design novel optical network-on-chip (NoC). However, existing optical NoCs are mostly based on passively switched, channel-guided optical interconnect in which large amount of power is wasted in heating the micro-rings and maintaining the optical signal integrity.

In this paper we present an optical NoC based on free-space optical interconnect in which optical signals emitted from the transmitter is propagated in the free space in the package. With lower attenuation and no coupling effects, free-space optical interconnects have less overheads to maintain the signal integrity, and no energy waste for heating micro-rings. In addition, we propose a novel cost-effective wavelength-switching method where a refractive grating layer directs optical signals in different wavelengths to different photodetectors without collision. Based on the above interconnect and switching technologies, we propose free flattened butterfly (F²BFLY) NoC which features both high-radix network and dense free-space optical interconnects to improve the performance while reducing the power. Our experiment results, comparing F2BFLY with state-of-the-art electrical and optical on-chip networks, show that it is a highly competitive interconnect substrate for many-core architectures.

References

[1]

J. Y. Duato, S. Yalamanchili, and L. Ni. Interconnection Networks: An Engineering Approach. Morgan Kaufman, 2003.

Digital Library

[2]

L. Peh and W. J. Dally. A delay model and speculative architecture for pipelined routers. In Proc. of the 7th Intl. Symp. on High Performance Computer Architecture, page 255, 2001.

Digital Library

[3]

L. Peh and W. J. Dally. Flit-reservation flow control. IEEE Trans. on Parallel and Distributed Systems, 3(3):194--205, 2000.

[4]

M. Ahn and E.J. Kim. Pseudo-circuit: accelerating communication for on-chip interconnection networks. In Proc. of the 43th Intl. Symp. on Microarchitecture, pages 399--408, 2010.

Digital Library

[5]

J. Kim, J. Balfour, and W. Dally. Flattened butterfly topology for on-chip networks. In Proc. of the 40th Intl. Symp. on Microarchitecture, pages 172--182, 2007.

Digital Library

[6]

B. Grot and S.W. Keckler. Scalable on-chip interconnect topologies. In Workshop on Chip Multiprocessors Memory Systems and Interconnects, 2008.

[7]

B. Grot et al. Express cube topologies for on-chip interconnects. In Proc. of the 15th Intl. Symp. on High Performance Computer Architecture, pages 163--174, 2009.

[8]

A. Kumar et al. Express virtual channels: towards the ideal interconnection fabric. In Proc. of Intl. Symp. on Computer Architecture, pages 150--161, 2007.

Digital Library

[9]

2007 International technology roadmap for semiconductors, at http://www.itrs.net

[10]

L. Cheng et al. Interconnect-aware coherence protocols for chip multiprocessors. Prof. of the 33rd Intl. Symp. on Computer Architecture, 34(2):339--351, 2006.

Digital Library

[11]

N. Magen et al. Interconnect-power dissipation in a microprocessor. In Proc. of SLIP '04, pages 7--13, 2004.

Digital Library

[12]

N. Kirman et al. Leveraging optical technology in future bus-based chip multiprocessors. In Proc. of the 39th Intl. Symp. on Microarchitecture, pages 492--503, 2006.

Digital Library

[13]

A. Shacham, K. Bergman, and L. P. Carloni. On the design of a photonic network-on-chip. In Proc. of the First Intl. Symp. on Networks-on-Chip, pages 53--64, 2007.

Digital Library

[14]

C. Batten et al. Building manycore processor-to-dram networks with monolithic silicon photonics. In Proc. of the 16th IEEE Symp. on High Performance Interconnects, pages 21--30, 2008.

Digital Library

[15]

D. Vantrease et al. Corona: System implications of emerging nanophotonic technology. In Proc. of the 35th Intl. Symp. on Computer Architecture, volume 36, pages 153--164. ACM, 2008.

Digital Library

[16]

Y. Pan et al. Firefly: illuminating future network-on-chip with nanophotonics. 37(3):429--440, 2009.

Digital Library

[17]

D. Vantrease et al. Light speed arbitration and flow control for nanophotonic interconnects. In Proc. of the 42nd Intl. Symp. on Microarchitecture, pages 304--315, 2009.

Digital Library

[18]

X. Zhang and A. Louri. A multilayer nanophotonic interconnection network for on-chip many-core communications. In Proc. of Design Automation Conference, pages 657--660, 2010.

Digital Library

[19]

M. Haurylau et al. On-chip optical interconnect roadmap: Challenges and critical directions. IEEE Journal of Selected Topics in Quantum Electronics, 12(6):1699--1705, 2006.

[20]

Y. Pan, J. Kim, and G. Memik. Flexishare: Channel sharing for an energy-efficient nanophotonic crossbar. In Proc. of the 16th Intl. Symp. on High Performance Computer Architecture, pages 1--12, 2010.

[21]

A. Imamura, V. Karagodsky, B. Pesala, F. Koyama, and C.J. Chang-Hasnain. Multi-wavelength VCSEL array based on high contrast sub-wavelength grating. In Proc. of LEOS Annual Meeting Conf., pages 811--812, 2009.

[22]

F. Koyama and M. Arai. Long-wavelength GaInAs/GaAs VCSELs and multiwavelength arrays. In Photonics: Design, Technology, and Packaging, volume 5277, pages 146--154, 2004.

[23]

V. Karagodsky et al. Monolithically integrated multi-wavelength VCSEL arrays using high-contrast gratings. Opt. Express, 18(2):694--699, Jan 2010.

[24]

B. E. Lemoff, D. Babic, and P. Schneider. Monolithic multiple wavelength VCSEL array, US Patent No. 6117699, 2000.

[25]

J. Xue et al. An intra-chip free-space optical interconnect. In Proc. of the 37th Intl. Symp. on Computer Architecture, pages 94--105, 2010.

Digital Library

[26]

J. A. Arns, W. S. Colburn, and S. C. Barden. Volume phase grating for spectroscopy, ultrafast laser compressors, and wavelength division multiplexing. In Proc. SPIE, volume 3799, 1999.

[27]

P.-A. Blanche et al. Volume phase holographic gratings: large size and high diffraction efficiency. In Opt. Eng., volume 43, 2004.

[28]

P. Westbergh et al. 850nm VCSEL operating error-free at 40 Gbit/s. In Proc. 22nd IEEE International Semiconductor Laser Conference, pages 154--155, 2010.

[29]

A. Ramam, G. K. Chowdhury, and S. J. Chua. An approach to the design of highly selective resonant-cavity-enhanced photodetectors. Applied Physics Letters, 86(17):171104-171104-3, 2005.

[30]

J. Kim et al. A gracefully degrading and energy-efficient modular router architecture for on-chip networks. In Proc. of the 33rd Intl Symp. on Computer Architecture, pages 4--15, 2006.

Digital Library

[31]

J. Kim et al. A novel dimensionally-decomposed router for on-chip communication in 3D architectures. In Proc. of the 34th Intl Symp. on Computer Architecture, pages 138--149, 2007.

Digital Library

[32]

J. Kim et al. Design and analysis of an NoC architecture from performance, reliability and energy perspective. In Proc. of the 2005 ACM Symp. on Architecture for Networking and Communications Systems, pages 173--182, 2005.

Digital Library

[33]

R. Das et al. Aérgia: exploiting packet latency slack in on-chip networks. In Proc. of the 37th Intl. Symp. on Computer Architecture, pages 106--116, 2010.

Digital Library

[34]

A. B. Kahng et al. ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration. In Proc. of the Conference on Design, Automation and Test in Europe, pages 423--428, 2009.

Digital Library

[35]

J. Balfour and W. J. Dally. Design tradeoffs for tiled CMP on-chip networks. In Proc. of the 20th Intl. Conf. on Supercomputing, pages 187--198, 2006.

Digital Library

[36]

H. Patil et al. Pinpointing representative portions of large Intel® Itanium® programs with dynamic instrumentation. In Proc. of the 37th Intl. Symp. on Microarchitecture, pages 81--92, 2004.

Digital Library

Cited By

Xiaowen Wu Jiang Xu Yaoyao Ye Xuan Wang Nikdast MZhehui Wang Zhe Wang (2015)An Inter/Intra-Chip Optical Network for Manycore ProcessorsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.231908923:4(678-691)Online publication date: Apr-2015
https://doi.org/10.1109/TVLSI.2014.2319089
Wu XXu JYe YWang ZNikdast MWang X(2014)SUORACM Journal on Emerging Technologies in Computing Systems (JETC)10.1145/260007210:4(1-25)Online publication date: 2-Jun-2014
https://dl.acm.org/doi/10.1145/2600072
Yi Xu Pasricha S(2014)Silicon Nanophotonics for Future Multicore Architectures: Opportunities and ChallengesIEEE Design & Test10.1109/MDAT.2014.233215331:5(9-17)Online publication date: Oct-2014
https://doi.org/10.1109/MDAT.2014.2332153

Index Terms

F²BFLY: an on-chip free-space optical network with wavelength-switching
1. Hardware
  1. Integrated circuits
    1. Interconnect

Recommendations

The AMOEBA chip: an optoelectronic switch for multiprocessor networking using dense-WDM
MPPOI '96: Proceedings of the 3rd Conference on Massively Parallel Processing Using Optical Interconnections

We present AMOEBA: a single-chip asynchronous multiprocessor optoelectronic bit-sliced arrayed crossbar switch intended to provide switched interconnection between multiple processors in a distributed computing environment. AMOEBA relies on ...
An Optical Interconnect Model for k-ary n-cube Wormhole Networks
IPPS '96: Proceedings of the 10th International Parallel Processing Symposium

This paper presents an optical interconnect model for k-ary n-cube network topologies based on free-space analysis. This model integrates relevant parameters inherent to optics with traditional network parameters to make it applicable for performance ...
Optical interconnection technologies based on vertical-cavity surface-emitting lasers and smart pixels
MPPOI '96: Proceedings of the 3rd Conference on Massively Parallel Processing Using Optical Interconnections

In the development of advanced information systems, such as parallel processing computers and asynchronous transfer mode (ATM) switching systems, the speed and capacity of board-mountable processors and switches will increase considerably through ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ICS '11: Proceedings of the international conference on Supercomputing

May 2011

398 pages

ISBN:9781450301022

DOI:10.1145/1995896

General Chair:
David K. Lowenthal
University of Arizona
,
Program Chairs:
Bronis R. de Supinski
Lawrence Livermore National Laboratory
,
Sally A. McKee
Chalmers University of Technology

Copyright © 2011 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 31 May 2011

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ICS '11

Sponsor:

SIGARCH

ICS '11: International Conference on Supercomputing

May 31 - June 4, 2011

Arizona, Tucson, USA

Acceptance Rates

Overall Acceptance Rate 629 of 2,180 submissions, 29%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
263
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)1

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Xiaowen Wu Jiang Xu Yaoyao Ye Xuan Wang Nikdast MZhehui Wang Zhe Wang (2015)An Inter/Intra-Chip Optical Network for Manycore ProcessorsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.231908923:4(678-691)Online publication date: Apr-2015
https://doi.org/10.1109/TVLSI.2014.2319089
Wu XXu JYe YWang ZNikdast MWang X(2014)SUORACM Journal on Emerging Technologies in Computing Systems (JETC)10.1145/260007210:4(1-25)Online publication date: 2-Jun-2014
https://dl.acm.org/doi/10.1145/2600072
Yi Xu Pasricha S(2014)Silicon Nanophotonics for Future Multicore Architectures: Opportunities and ChallengesIEEE Design & Test10.1109/MDAT.2014.233215331:5(9-17)Online publication date: Oct-2014
https://doi.org/10.1109/MDAT.2014.2332153

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents