article

Free access

GREO: a commercial database processor based on a pipelined hardware sorter

Authors:

Shinya Fushimi,

Masaru KitsuregawaAuthors Info & Claims

ACM SIGMOD Record, Volume 22, Issue 2

Pages 449 - 452

https://doi.org/10.1145/170036.170130

Published: 01 June 1993 Publication History

PDF eReader

References

[1]

Kitsuregawa, M., Yang, W., and Fushimi, S. Implementation of LSI Sort Chip for Bimodal Sort Memory. In Proc. of VLSI-89, pages 285-294, August 1989.

Google Scholar

[2]

Fushimi, S., Kitsuregawa, M., and Tanaka, H. An Overview of the System Software of a Parallel Relational Database Machine GRACE. In Proc. o} l#-th Very Large Databases, pages 209-219, August 1986

Digital Library

Google Scholar

[3]

DeWitt, D., and Gray, J. Parallel Database Systems: The Future of High Performance Database Systems. Comm. A CM, 35(6):85-98, 1992

Digital Library

Google Scholar

[4]

Kitsuregawa, M., Yang, W., and Fushimi, S. Evaluation of lg-#t#g# Pip#lin# i-I#dwa2# gotten. In P,'#e. #f IWDM.89, pages 20-33, June 1989.

Google Scholar

[5]

Kitsuregawa, M., Yang, W., Suzuki, T., and Takagi, M. Design and Implementation of High-Speed Pipeline Merge Sorter with Run Length Tuning Mechanism. in Proc. of IWDM.87, pages 144-157, June 1987.

Google Scholar

[6]

Kitsuregawa, M., Tanaka, H., and Moto.-oka, M. Application of Hash to Database Machine and Its Architecture. New Generation Computing, 1(1):63-74, 1983.

Crossref

Google Scholar

[7]

Kitsuregawa, M., Nakano, M., and Tak,xgi, M. Performance Evaluation of Functional Disk System. Proc. of 7-th Int'l Conf. on Data Engineering, pages 416-425, April 1991

Digital Library

Google Scholar

Cited By

View all

Kanan AGebali FIbrahim A(2017)Design Space Exploration of 2-D Processor Array Architectures for Similarity Distance ComputationIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2017.265690028:8(2218-2228)Online publication date: 13-Jul-2017
https://dl.acm.org/doi/10.1109/TPDS.2017.2656900
Tandon PChang JDreslinski RQazvinian VRanganathan PWenisch TChou PHuang RXie YKarnik T(2013)Hardware acceleration for similarity measurement in natural language processingProceedings of the 2013 International Symposium on Low Power Electronics and Design10.5555/2648668.2648763(409-414)Online publication date: 4-Sep-2013
https://dl.acm.org/doi/10.5555/2648668.2648763
Tandon PQazvinian VChang JRanganathan PDreslinski RWenisch T(2013)Hardware acceleration for similarity measurement in natural language processingInternational Symposium on Low Power Electronics and Design (ISLPED)10.1109/ISLPED.2013.6629333(409-414)Online publication date: Sep-2013
https://doi.org/10.1109/ISLPED.2013.6629333
Show More Cited By

Index Terms

GREO: a commercial database processor based on a pipelined hardware sorter

Recommendations

An evaluation of speculative instruction execution on simultaneous multithreaded processors

Modern superscalar processors rely heavily on speculative execution for performance. For example, our measurements show that on a 6-issue superscalar, 93% of committed instructions for SPECINT95 are speculative. Without speculation, processor resources ...
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...
A Front-end Execution Architecture for High Energy Efficiency
MICRO-47: Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture

Smart phones and tablets have recently become widespread and dominant in the computer market. Users require that these mobile devices provide a high-quality experience and an even higher performance. Hence, major developers adopt out-of-order ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ACM SIGMOD Record Volume 22, Issue 2

June 1, 1993

558 pages

ISSN:0163-5808

DOI:10.1145/170036

Editors:
Peter Buneman
Univ. of Pennsylvania
,
Sushil Jajodia,
Won Kim
UniSQL, Inc., Austin, TX

Issue’s Table of Contents

SIGMOD '93: Proceedings of the 1993 ACM SIGMOD international conference on Management of data
June 1993
566 pages
ISBN:0897915925
DOI:10.1145/170035
Editors:
Peter Buneman
Univ. of Pennsylvania
,
Sushil Jajodia

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1993

Published in SIGMOD Volume 22, Issue 2

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
337
Total Downloads

Downloads (Last 12 months)59
Downloads (Last 6 weeks)17

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Kanan AGebali FIbrahim A(2017)Design Space Exploration of 2-D Processor Array Architectures for Similarity Distance ComputationIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2017.265690028:8(2218-2228)Online publication date: 13-Jul-2017
https://dl.acm.org/doi/10.1109/TPDS.2017.2656900
Tandon PChang JDreslinski RQazvinian VRanganathan PWenisch TChou PHuang RXie YKarnik T(2013)Hardware acceleration for similarity measurement in natural language processingProceedings of the 2013 International Symposium on Low Power Electronics and Design10.5555/2648668.2648763(409-414)Online publication date: 4-Sep-2013
https://dl.acm.org/doi/10.5555/2648668.2648763
Tandon PQazvinian VChang JRanganathan PDreslinski RWenisch T(2013)Hardware acceleration for similarity measurement in natural language processingInternational Symposium on Low Power Electronics and Design (ISLPED)10.1109/ISLPED.2013.6629333(409-414)Online publication date: Sep-2013
https://doi.org/10.1109/ISLPED.2013.6629333
Perera DLi K(2009)Similarity Computation Using Reconfigurable Embedded HardwareProceedings of the 2009 Eighth IEEE International Conference on Dependable, Autonomic and Secure Computing10.1109/DASC.2009.79(323-329)Online publication date: 12-Dec-2009
https://dl.acm.org/doi/10.1109/DASC.2009.79
Perera DLi K(2008)Hardware acceleration for similarity computations of feature vectorsCanadian Journal of Electrical and Computer Engineering10.1109/CJECE.2008.462179133:1(21-30)Online publication date: Dec-2009
https://doi.org/10.1109/CJECE.2008.4621791
Perera DLi K(2008)Parallel Computation of Similarity Measures Using an FPGA-Based Processor ArrayProceedings of the 22nd International Conference on Advanced Information Networking and Applications10.1109/AINA.2008.97(955-962)Online publication date: 25-Mar-2008
https://dl.acm.org/doi/10.1109/AINA.2008.97
Perera DLi K(2007)On-Chip Hardware Support for Similarity Measures2007 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing10.1109/PACRIM.2007.4313247(354-358)Online publication date: Aug-2007
https://doi.org/10.1109/PACRIM.2007.4313247
Li KPerera D(2007)An Investigation of Chip-Level Hardware Support for Web MiningProceedings of the 21st International Conference on Advanced Information Networking and Applications Workshops - Volume 0110.1109/AINAW.2007.88(341-348)Online publication date: 21-May-2007
https://dl.acm.org/doi/10.1109/AINAW.2007.88
Stamatelopoulos FManis GPapakonstantinou G(2006)A portable platform for parallel databasesHigh-Performance Computing and Networking10.1007/BFb0046630(196-205)Online publication date: 2-Feb-2006
https://doi.org/10.1007/BFb0046630

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

References

Cited By

Index Terms

Recommendations

An evaluation of speculative instruction execution on simultaneous multithreaded processors

Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

A Front-end Execution Architecture for High Energy Efficiency

Comments

Information

Published In

Publisher

Publication History

Check for updates

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations