research-article

Addressing design margins through error-tolerant circuits

Authors:

Rob AitkenAuthors Info & Claims

DAC '09: Proceedings of the 46th Annual Design Automation Conference

Pages 11 - 12

https://doi.org/10.1145/1629911.1629917

Published: 26 July 2009 Publication History

Get Access

Abstract

We review adaptive design techniques with particular emphasis on error-tolerant techniques. We compare and contrast traditional adaptive approaches with error-tolerant techniques and analyze the margins eliminated by each of them. We discuss the applications of the latter to on-chip communication and signal-processing. Finally, we focus on a specific example of an error-tolerant technique for general-purpose computing called Razor.

References

[1]

A. Drake, et al., ISSCC, 2007

Google Scholar

[2]

T. Burd, et al., JSSC, Vol. 35, No. 11, 2000

Google Scholar

[3]

M. Nakai, et al., JSSC, Vol. 40, No. 1, 2005

Google Scholar

[4]

K. Nowka, et al., JSSC, Vol. 37, No. 11, 2002

Google Scholar

[5]

Worm et al., TVLSI, Vol. 13, No. 1, January 2005.

Digital Library

Google Scholar

[6]

R. Hegde and N. R. Shanbhag, JSSC, Vol. 39, No. 2, February 2004.

Google Scholar

[7]

S. Das, et al., JSSC, Vol. 41, No. 4, 2006

Google Scholar

[8]

Blaauw et al., ISSCC 2008

Google Scholar

[9]

Bowman et al., ISSCC 2008

Google Scholar

Cited By

View all

Nascimento DGeorgiou KEder KXavier-de-Souza S(2024)Evaluating the Effects of Reducing Voltage Margins for Energy-Efficient Operation of MPSoCsIEEE Embedded Systems Letters10.1109/LES.2023.324062516:1(25-28)Online publication date: Mar-2024
https://doi.org/10.1109/LES.2023.3240625
Wang KZhao HLiu JYin JLi ZQiao S(2023)A low-overhead in-situ timing-error prediction technique with wide-voltage-range transition-detector for variation-tolerant digital circuitsIEICE Electronics Express10.1587/elex.20.2023014520:11(20230145-20230145)Online publication date: 10-Jun-2023
https://doi.org/10.1587/elex.20.20230145
Wang JLiang WNiu YGao LZhang W(2020)Multi-dimensional optimization for approximate near-threshold computingFrontiers of Information Technology & Electronic Engineering10.1631/FITEE.200008921:10(1426-1441)Online publication date: 25-Oct-2020
https://doi.org/10.1631/FITEE.2000089
Show More Cited By

Index Terms

Addressing design margins through error-tolerant circuits
1. Hardware

Recommendations

On error correction in macro-based circuits

We consider the problem of correcting errors in a macro-based circuit. Our formulation of the problem allows the correction of errors that arise both in the context of design error correction before the circuit is realized, and when a physical circuit ...
On error correction in macro-based circuits
ICCAD '94: Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design

We consider the problem of correcting errors in a macro-based circuit. Our formulation of the problem allows the correction of errors that arise both in the context of design error correction, before the circuit is realized, and in the context where a ...
Multiple Design Error Diagnosis and Correction in Digital VLSI Circuits

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '09: Proceedings of the 46th Annual Design Automation Conference

July 2009

994 pages

ISBN:9781605584973

DOI:10.1145/1629911

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 July 2009

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Conference

DAC '09

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC '09: The 46th Annual Design Automation Conference 2009

July 26 - 31, 2009

California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
209
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 28 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Nascimento DGeorgiou KEder KXavier-de-Souza S(2024)Evaluating the Effects of Reducing Voltage Margins for Energy-Efficient Operation of MPSoCsIEEE Embedded Systems Letters10.1109/LES.2023.324062516:1(25-28)Online publication date: Mar-2024
https://doi.org/10.1109/LES.2023.3240625
Wang KZhao HLiu JYin JLi ZQiao S(2023)A low-overhead in-situ timing-error prediction technique with wide-voltage-range transition-detector for variation-tolerant digital circuitsIEICE Electronics Express10.1587/elex.20.2023014520:11(20230145-20230145)Online publication date: 10-Jun-2023
https://doi.org/10.1587/elex.20.20230145
Wang JLiang WNiu YGao LZhang W(2020)Multi-dimensional optimization for approximate near-threshold computingFrontiers of Information Technology & Electronic Engineering10.1631/FITEE.200008921:10(1426-1441)Online publication date: 25-Oct-2020
https://doi.org/10.1631/FITEE.2000089
Lin YCavallaro J(2018)Energy-efficient Convolutional Neural Networks via Statistical Error Compensated Near Threshold Computing2018 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2018.8351679(1-5)Online publication date: May-2018
https://doi.org/10.1109/ISCAS.2018.8351679
Lin ZChen JChen L(2018)A 65 fps Full-HD Hardware Implementation of HOG, HOF, MBHx, and MBHy for Real-Time Action Recognition2018 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2018.8350912(1-5)Online publication date: 2018
https://doi.org/10.1109/ISCAS.2018.8350912
Lin YZhang SShanbhag N(2018)A Rank Decomposed Statistical Error Compensation Technique for Robust Convolutional Neural Networks in the Near Threshold Voltage RegimeJournal of Signal Processing Systems10.1007/s11265-018-1332-490:10(1439-1451)Online publication date: 1-Oct-2018
https://dl.acm.org/doi/10.1007/s11265-018-1332-4
Lin YZhang SShanbhag N(2016)Variation-Tolerant Architectures for Convolutional Neural Networks in the Near Threshold Voltage Regime2016 IEEE International Workshop on Signal Processing Systems (SiPS)10.1109/SiPS.2016.11(17-22)Online publication date: Oct-2016
https://doi.org/10.1109/SiPS.2016.11
Zhang SShanbhag NMarculescu DLiu F(2015)Reduced Overhead Error Compensation for Energy Efficient Machine Learning KernelsProceedings of the IEEE/ACM International Conference on Computer-Aided Design10.5555/2840819.2840822(15-21)Online publication date: 2-Nov-2015
https://dl.acm.org/doi/10.5555/2840819.2840822
Zhang SShanbhag N(2015)Reduced overhead error compensation for energy efficient machine learning kernels2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2015.7372544(15-21)Online publication date: Nov-2015
https://doi.org/10.1109/ICCAD.2015.7372544
Zhang XBoussaid FBermak A(2014)32 Bit $\times\,$ 32 Bit Multiprecision Razor-Based Dynamic Voltage Scaling Multiplier With Operands SchedulerIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2013.225203222:4(759-770)Online publication date: 1-Apr-2014
https://dl.acm.org/doi/10.1109/TVLSI.2013.2252032
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

On error correction in macro-based circuits

On error correction in macro-based circuits

Multiple Design Error Diagnosis and Correction in Digital VLSI Circuits