Article

Free access

An efficient non-quasi-static diode model for circuit simulation

Authors:

Andrew T. Yang,

Yu Liu,

Jack T. Yao,

R. R. DanielsAuthors Info & Claims

DAC '93: Proceedings of the 30th international Design Automation Conference

Pages 720 - 725

https://doi.org/10.1145/157485.165107

Published: 01 July 1993 Publication History

PDF eReader

References

[1]

R.H. Kingston, "'Switcl~g Tnne in Jurlctim Diodes arid Junction Transistors", Proc. IRE, VoL 42, pp. 829-834, 1954

Crossref

Google Scholar

[2]

H. Benda and E. Spenke, "Reverse Recovery Process in Silicon Power Rectifiers", Proceedings of the IEEE, Vol. 55, No. 8, Aug. 1967

Google Scholar

[3]

P. Antognetti and G. Musobrio, Semiconductor Devices Modeling with SPICE, New York:, McGraw-Hill, 1988

Digital Library

Google Scholar

[4]

L. Chua and C. Chang, "High-speed non-linear chcuit models for p-n junction diodes", Int. Journal of Circuit and Applications, Vol. 16, pp. 157-190, 1988

Crossref

Google Scholar

[5]

A.T. Yan8, C. H. Chan, J. T. Yao, R. R. Daniels, J. P. Harrang, "Modeling and Simulation of High- Frequency Integrated Circuits Based on Scattering Parameters", 28th ACM/IEEE Design Automation Conference, pp 752-757, 1991

Digital Library

Google Scholar

[6]

K-W. Chai, J. J. Paulos, "Unified Nonquasi-Static Modeling of the Long-Channel Four-Terminal MOSFET for Large- and Small-Signal Analyses in All Operating Regimes", IEEE Trans. on Electron Devices, Vol. 36, No. 11, Nov. 1989

Crossref

Google Scholar

[7]

R.R. Daniels, J. P. Hartang, A. T. Yang, "A Nonquasi-Static FET Model Derived from Small Signal S-parameters", Proceedings of the International Semiconductor Device Research Symposium, pp. 601-604,1991

Google Scholar

[8]

B. Tlen and C. Hu, "Determination of Carrier Lifetime from Rectifier Ramp Recovery Wavefoxm", IEEE Device Letters, Vol. 9, No. 10, Oct. 1988

Google Scholar

[9]

Y-C Liang and V. J. Gosbell, "Diode Forward and Reverse Recovery Model fox Power electronic SPICE Simulation", IEEE Trans. Power Electronics, voI. 5, no. 3, pp. 346-356, July 1990

Crossref

Google Scholar

[10]

P. Lauritzen, C. Ma, "A Simple Diode Model with Reverse Recovery", IEEE Tran. on Power Electronics, Vol. 6, No.2, Apr. 1991

Google Scholar

[11]

J. Fossum and S. Veeraraghavan, "Partitioned-Charge-Based Modelhag of Bipolar Transistors fox Non-Quasi-Static Circuit Simulation", IEEE Electron Device Letters, Vol. EDL-7, No. 12, Dec. 1986

Crossref

Google Scholar

[12]

M.R. Pinto, C. S. Rafferty, H. R. Yeager, and R. W. Dutton, PISCES-11B Supplementary Report, Stanford University, Stanford, 1985

Google Scholar

[13]

A.T. Yang, J. T. Yao, H. Y. Chang, A. Gailly, J. Chen, and Y. Liu, MISIM2.0 User's Manual, Depamnent of Electrical Engineering, University of Washington, 1992

Google Scholar

Cited By

View all

Yao JYang A(1993)A consistent nonlinear simulation environment based on improved harmonic balance techniquesProceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference10.1109/EURDAC.1993.410621(90-95)Online publication date: 1993
https://doi.org/10.1109/EURDAC.1993.410621

Index Terms

An efficient non-quasi-static diode model for circuit simulation
1. Hardware
  1. Hardware validation
    1. Functional verification
      1. Simulation and emulation
  2. Integrated circuits

Recommendations

An efficient nonquasi-static diode model for circuit simulation

Based on the partitioned-charge-based modeling approach, a general nonquasi-static dynamic charge element is derived to simulate both transient behavior and high-frequency characteristics of a semiconductor diode. A new model parameter τ is ...
Convergence Issues in Resonant Tunneling Diode Circuit Simulation
VLSID '00: Proceedings of the 13th International Conference on VLSI Design

Due to its status as the fastest switching semiconductor device and its bistable nature, the resonant tunneling diode (RTD) is considered to be one of the most promising devices for future-generation high-performance VLSI systems. However, popular ...
Gated-diode FinFET DRAMs: Device and circuit design-considerations

Scaling bulk CMOS SRAM technology for on-chip caches beyond the 22nm node is questionable, on account of high leakage power consumption, performance degradation, and instability due to process variations. Recently, two-three transistor one gated-diode (...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '93: Proceedings of the 30th international Design Automation Conference

July 1993

768 pages

ISBN:0897915771

DOI:10.1145/157485

Chairman:
Alfred E. Dunlop
AT&T Bell Labs., Murray Hill, NJ

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 July 1993

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC93

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC93: The 30th ACM/IEEE Design Automation Conference

June 14 - 18, 1993

Texas, Dallas, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
516
Total Downloads

Downloads (Last 12 months)95
Downloads (Last 6 weeks)10

Reflects downloads up to 24 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Yao JYang A(1993)A consistent nonlinear simulation environment based on improved harmonic balance techniquesProceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference10.1109/EURDAC.1993.410621(90-95)Online publication date: 1993
https://doi.org/10.1109/EURDAC.1993.410621

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

An efficient nonquasi-static diode model for circuit simulation

Convergence Issues in Resonant Tunneling Diode Circuit Simulation

Gated-diode FinFET DRAMs: Device and circuit design-considerations