Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/157485.158845acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free access

VIPER: an efficient vigorously sensitizable path extractor

Published: 01 July 1993 Publication History
First page of PDF

References

[1]
R. B. Hitchcock, "Timing Verification and Timing Analysis Prograxn", Proc. of the 19th A CM/IEEE DA G, 1982, pp. 594-604.
[2]
J. P. Roth, "Diagnosis of automata failures: A calculus and a new method," IBM Jrnl. of Res. and Dvlp., Oct 1966, pp. 278-281.
[3]
J. Benkoski, E. V. Meersch, L. Claesen, and H. De Man, "Efficient Algorithms for Solving the False Path Problem in Timing Verification," Proc. o~ the IG- CAD, 1987, pp. 44-47.
[4]
Y. C. Ju, and R. A. Saleh, "Incremental Techniques for the Identification of Statically Sensitizable Critical Paths," Proc. of the 28th DAC, 1991, pp. 541-546.
[5]
S. Perremans, L. Claesen, and H. De Man, "Static Timing Analysis of Dynamically Sensitizable Paths," Proc. of the 26th DAC, 1989, pp. 568-573.
[6]
D. H. C. Du, S. H. C. Yen, and S. Ghanta, "On the General False Path Problem in Timing Analysis," Proc. of the P.6th DAC, 1989, pp. 555-560.
[7]
P. C. McGeer, and R. K. Brayton, "Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network," Proc. of the 26th DAC, 1989, pp. 561-567.
[8]
L. R. Liu, D. H. C. Du, and H. C. Chen, "An Efficient Parallel Critical Path Algorithm," Proc. of the 28th DAC, 1991, pp. 535-540.
[9]
H. C. Chen, and D. H. C. Du, "Path Sensitization in Critical Path Problem," Proc. of the ICCAD, 1991, pp. 208-211.
[10]
P. C. McGeer, A. Saldanha, P. R. Stephan, and R. K. Brayton, "Timing Analysis and Delay Fault Test Generation using Path Recursive Functions," Proc. of the ICCAD, 1991, pp. 180-183.
[11]
H. Chang, and J. A. Abraham, "CHAN: An Efficient Critical Path Analysis," Proc. of EDAC, 1993.
[12]
P. Goel, "An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits," IEEE Trans. on Comp., Vol. C-30, No. 3, March, 1981, pp. 215-222.
[13]
ISCAS-85 Benchmarks, "Special Session: Recent Algorithms for Gate Level ATPG with Fault Simulation and Their Performance Assessment," IEEE ISCAS, June, 1985.

Cited By

View all
  • (2019)Application Specific True Critical Paths Identification in Sequential Circuits2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)10.1109/IOLTS.2019.8854442(299-304)Online publication date: Jul-2019
  • (2018)Timing-critical path analysis with structurally synthesized BDDs2018 7th Mediterranean Conference on Embedded Computing (MECO)10.1109/MECO.2018.8406051(1-6)Online publication date: Jun-2018
  • (2017)A scalable technique to identify true critical paths in sequential circuits2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)10.1109/DDECS.2017.7934568(152-157)Online publication date: Apr-2017
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '93: Proceedings of the 30th international Design Automation Conference
July 1993
768 pages
ISBN:0897915771
DOI:10.1145/157485
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 July 1993

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

DAC93
Sponsor:
DAC93: The 30th ACM/IEEE Design Automation Conference
June 14 - 18, 1993
Texas, Dallas, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)41
  • Downloads (Last 6 weeks)7
Reflects downloads up to 16 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2019)Application Specific True Critical Paths Identification in Sequential Circuits2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)10.1109/IOLTS.2019.8854442(299-304)Online publication date: Jul-2019
  • (2018)Timing-critical path analysis with structurally synthesized BDDs2018 7th Mediterranean Conference on Embedded Computing (MECO)10.1109/MECO.2018.8406051(1-6)Online publication date: Jun-2018
  • (2017)A scalable technique to identify true critical paths in sequential circuits2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)10.1109/DDECS.2017.7934568(152-157)Online publication date: Apr-2017
  • (2014)Combinational circuits without false pathsProceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)10.1109/EWDTS.2014.7027103(1-6)Online publication date: Sep-2014
  • (2007)System-on-Chip Test ArchitecturesundefinedOnline publication date: 20-Nov-2007
  • (2006)Safe Path-Based Hierarchical Functional Timing Analysis by Considering Block Arrival Times2006 International Caribbean Conference on Devices, Circuits and Systems10.1109/ICCDCS.2006.250885(345-349)Online publication date: Nov-2006
  • (2006)Symbolic timing analysis and resynthesis for low power of combinational circuits containing false pathsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/43.66267416:10(1101-1115)Online publication date: 1-Nov-2006
  • (2006)Considering zero-arrival time and block-arrival time in hierarchical functional timing analysisProceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation10.1007/11847083_29(301-310)Online publication date: 13-Sep-2006
  • (2003)Effects of Multi-cycle Sensitization on Delay TestsProceedings of the 16th International Conference on VLSI Design10.5555/832285.835570Online publication date: 4-Jan-2003
  • (2003)An efficient algorithm for finding the k longest testable paths through each gate in a combinational circuitInternational Test Conference, 2003. Proceedings. ITC 2003.10.1109/TEST.2003.1270886(592-601)Online publication date: 2003
  • Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media