Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/1233501.1233661acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
Article

Stepping forward with interpolants in unbounded model checking

Published: 05 November 2006 Publication History

Abstract

This paper addresses SAT-based Unbounded Model Checking based on Craig Interpolants. This recently introduced methodology is often able to outperform BDDs and other SAT-based techniques on large verification instances. Based on refutation proofs generated by SAT solvers, interpolants provide compact circuit representations of state sets, and abstract away several details non relevant for proofs. We propose three main contributions, aimed at controlling interpolant size and traversal depth. First of all, we introduce interpolant-based dynamic abstraction to reduce the support of the computed interpolant. Second, we propose new advances in interpolant compaction by redundancy removal. Both techniques rely on an effective application of the incremental SAT paradigm. Finally, we also introduce interpolant computation exploiting circuit quantification, instead of SAT refutation proofs. Experimental results are specifically oriented to prove properties, rather than disproving them (bug hunting). They show how the methodology is able to extend the applicability of interpolant based Model Checking to larger and deeper verification instances.

References

[1]
M. Sheeran, S. Singh, and G. Stålmarck. Checking Safety Properties Using Induction and SAT Solver. In W. A. Hunt and S. D. Johnson, editors, Proc. Formal Methods in Computer-Aided Design, volume 1954 of LNCS, pages 108--125. Springer-Verlag, November 2000.
[2]
K. L. McMillan. Applying SAT Methods in Unbounded Symbolic Model Checking. In Ed Brinksma and Kim Guldstrand Larsen, editors, Proc. Computer Aided Verification, volume 2404 of LNCS, pages 250--264, Copenhagen, Denmark, 2002.
[3]
M. K. Ganai, A. Gupta, and P. Ashar. Efficient SAT-based Unbounded Symbolic Model Checking Using Circuit Cofactoring. In Proc. Int'l Conf. on Computer-Aided Design, San Jose, California, November 2004.
[4]
K. L. McMillan. Interpolation and SAT-Based Model Checking. In Warren A. Hunt Jr. and Fabio Somenzi, editors, Proc. Computer Aided Verification, volume 2725 of LNCS, pages 1--13, Boulder, CO, USA, 2003.
[5]
J. Marque-Silva. Improvements to the implementation of Interpolant-Based Model Checking. In D. Borrione and W. Paul, editors, Proc. Computer Aided Verification, volume 3725 of LNCS, pages 367--370, Edimburgh, Scotlan, UK, 2005.
[6]
Berkeley Logic Synthesis and Verification Group. ABC: A System for Sequential Synthesis and Verification, http://www.eecs.berkeley.edu/~alanmi/abc/.
[7]
K. L. McMillan and R. Jhala. Interpolation and SAT-Based Model Checking. In Proc. Computer Aided Verification, Edimburgh, Scotlan, UK, 2005.
[8]
B. Lin, C. Wang, and F. Somenzi. A Satisfiability-Based Approach to Abstraction Refinement in Model Checking. In BMC'03: First International Workshop on Bounded Model Checking, Boulder, Colorado, July 2003.
[9]
P. Chauhan, E. Clarke, J. Kukula, S. Sapra, H. Veith, and D. Wang. Automated Abstraction Refinement for Model Checking Large State Spaces Using SAT Based Conflict Analysis. In M. D. Aagaard and J. W. O'Leary, editors, Proc. Formal Methods in Computer-Aided Design, volume 2517 of LNCS, pages 35--51, November 2002.
[10]
V. Manquinho and J. Marques-Silva. Search Pruning Techniques in SAT-based Branch-and-Bound Algorithms for the Binate Covering Problem. IEEE Trans. on Computer-Aided Design, 21:505--516, 2002.
[11]
M. Berkelaar and K. van Eijk. Efficient and Effective Redundancy Removal for Million-Gate Circuits. In Proc. Design Automation & Test in Europe Conf., pages 1088--1088, Paris, France, March 2002.
[12]
A. Mishchenko and R. K. Brayton. Scalable Logic Synthesis using a Simple Circuit Structure. In Proc. Int'l Workshop on Logic Synthesis, Lake Tahoe, California, May 2006.
[13]
A. Mishchenko and R. K. Brayton. Improvements to Combinational Equivalence Checking. In Proc. Int'l Conf. on Computer-Aided Design, San Jose, California, November 2006.
[14]
P. A. Abdulla, P. Bjesse, and N. Een. Symbolic Reachability Analysis based on SAT-Solvers. In TACAS 2000 - Tools and Algorithms for the Construction and Analysis of Systems, Lecture Notes in Computer Science 1785, Springer Verlag, pages 411--425, Upsala University, Prover Technology, Chalmers University, Sweden, April 2000.
[15]
G. Cabodi, S. Nocco, and S. Quer. Circuit Based Quantification: Back to State Set Manipulation within Unbounded Model Checking. In Proc. Design Automation & Test in Europe Conf., Munich, Germany, March 2005.
[16]
N. Eén and N. Sörensson. Minisat SAT Solver, http://www.cs.chalmers.se/Cs/Research/Formal-Methods/MiniSat/.
[17]
IBM Formal Verification Benchmark Library. http://www.haifa.il.ibm.com/projects/verification/-rb_homepage/fvbenchmarks.html.

Cited By

View all
  • (2015)A Proof-Sensitive Approach for Small Propositional InterpolantsRevised Selected Papers of the 7th International Conference on Verified Software: Theories, Tools, and Experiments - Volume 959310.1007/978-3-319-29613-5_1(1-18)Online publication date: 18-Jul-2015
  • (2013)Efficient Generation of Small Interpolants in CNFProceedings of the 25th International Conference on Computer Aided Verification - Volume 804410.5555/2958031.2958100(330-346)Online publication date: 13-Jul-2013
  • (2013)Lemma localizationProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485623(1405-1410)Online publication date: 18-Mar-2013
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
November 2006
147 pages
ISBN:1595933891
DOI:10.1145/1233501
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 November 2006

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

ICCAD06
Sponsor:

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)2
  • Downloads (Last 6 weeks)1
Reflects downloads up to 13 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2015)A Proof-Sensitive Approach for Small Propositional InterpolantsRevised Selected Papers of the 7th International Conference on Verified Software: Theories, Tools, and Experiments - Volume 959310.1007/978-3-319-29613-5_1(1-18)Online publication date: 18-Jul-2015
  • (2013)Efficient Generation of Small Interpolants in CNFProceedings of the 25th International Conference on Computer Aided Verification - Volume 804410.5555/2958031.2958100(330-346)Online publication date: 13-Jul-2013
  • (2013)Lemma localizationProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485623(1405-1410)Online publication date: 18-Mar-2013
  • (2013)Thread-based multi-engine model checking for multicore platformsACM Transactions on Design Automation of Electronic Systems10.1145/2491477.249148018:3(1-28)Online publication date: 29-Jul-2013
  • (2013)A counterexample-guided interpolant generation algorithm for SAT-based model checkingProceedings of the 50th Annual Design Automation Conference10.1145/2463209.2488879(1-6)Online publication date: 29-May-2013
  • (2013)Intertwined forward-backward reachability analysis using interpolantsProceedings of the 19th international conference on Tools and Algorithms for the Construction and Analysis of Systems10.1007/978-3-642-36742-7_22(308-323)Online publication date: 16-Mar-2013
  • (2010)Efficient generation of craig interpolants in satisfiability modulo theoriesACM Transactions on Computational Logic10.1145/1838552.183855912:1(1-54)Online publication date: 26-Nov-2010
  • (2010)Finding Multiple Equivalence-Preserving Transformations in Combinational Circuits through Incremental-SATJournal of Electronic Testing: Theory and Applications10.1007/s10836-010-5144-026:2(261-278)Online publication date: 1-Apr-2010
  • (2008)Efficient interpolant generation in satisfiability modulo theoriesProceedings of the Theory and practice of software, 14th international conference on Tools and algorithms for the construction and analysis of systems10.5555/1792734.1792774(397-412)Online publication date: 29-Mar-2008
  • (2008)Approximation refinement for interpolation-based model checkingProceedings of the 9th international conference on Verification, model checking, and abstract interpretation10.5555/1787526.1787536(68-82)Online publication date: 7-Jan-2008
  • Show More Cited By

View Options

Get Access

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media