Soft-well digital circuit design
Pages 196 - 201
Abstract
In this paper we present a novel digital design technique called soft-well circuit design improving digital circuits in fine-pitch technology. Improved noise immunity, higher-speed and reduced static power leakage may be traded for somewhat increased silicon area. The importance of soft-well design may increase in future technology where leakage and noise immunity is expected to severely impact circuit performance.
References
[1]
Willy M.C. Sansen, Series: The international series in engineering and Computer Science, vol 859. 2006, VIII, 780 p., ISBN: 0-387-25746-2.
[2]
Nabaa, G.; Najm, F.N. Minimization of delay sensitivity to process induced voltage threshold variations. IEEE-NEWCAS Conference, 2005. The 3rd International 19-22 June 2005 Page(s):171--174
[3]
Wei, L.; Chen, Z.; Roy, K.; Johnson, M.C.; Ye, Y.; De, V.K.; Design and optimization of dual-threshold circuits for low-voltage low-power applications. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on. Volume 7, Issue 1, March 1999 Page(s):16--24
[4]
Mutoh, S.; Douseki, T.; Matsuya, Y.; Aoki, T.; Shigematsu, S.; Yamada, J. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS; Solid-State Circuits, IEEE Journal of; Volume 30, Issue 8, Aug. 1995 Page(s):847--854
[5]
Wann, C.; Harrington, J.; Mih, R.; Biesemans, S.; Han, K.; Dennard, R.; Prigge, O.; Chuan Lin; Mahnkopf, R.; Chen, B.; CMOS with active well bias for low-power and RF/analog applications. VLSI Technology, 2000. Digest of Technical Papers. 2000 Symposium on 13--15 June 2000 Page(s):158 -- 159
[6]
Keshavarzi, A.; Roy, K.; Hawkins, C.F.; Intrinsic leakage in low power deep submicron CMOS ICs. Test Conference, 1997. Proceedings., International 1-6 Nov. 1997 Page(s):146--155
[7]
Mendoza-Hernandez, F.; Linares, M.; Champac, V.H.; The noise immunity of dynamic digital circuits with technology scaling. Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on Volume 2, 23-26 May 2004 Page(s):II-493-6 Vol.2
[8]
Anis, M.; Allam, M.; Elmasry, M.; Impact of technology scaling on CMOS logic styles. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on. Volume 49, Issue 8, Aug. 2002, Pages 577--588.
[9]
Soeleman, H.; Roy, K.; Paul, B.C.; Robust subthreshold logic for ultra-low power operation. Very Large Scale Integration Systems, IEEE Transactions on, Volume: 9, Issue: 1, Feb. 2001 Pages: 90--99
[10]
Shih-Fen Huang; Wann, C.; Yu-Shyang Huang; Chih-Yung Lin; Schafbauer, T.; Shui-Ming Cheng; Yao-Ching Cheng; Vietzke, D.; Eller, M.; Chuan Lin; Quiyi Ye; Rovedo, N.; Biesemans, S.; Nguyen, P.; Dennard, R.; Bomy Chen. Scalability and biasing strategy for CMOS with active well bias. VLSI Technology, 2001. Digest of Technical Papers. 2001 Symposium on 12-14 June 2001 Page(s):107--108.
[11]
Chen, T.W.; Gregg, J.; A low cost individual-well adaptive body bias (IWABB) scheme forleakage power reduction and performance enhancement in the presence of intra-die variations. Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings Volume 1, 16-20 Feb. 2004 Page(s):240--245 Vol.1.
Index Terms
- Soft-well digital circuit design
Recommendations
Hybrid TFET-MOSFET circuit
In this work, to increase the reliability of low power digital circuits in the presence of soft errors, the use of both III-V TFET- and III-V MOSFET-based gates is proposed. The hybridization exploits the facts that the transient currents generated by ...
Analytical model of hot carrier degradation in uniaxial strained triple-gate FinFET for circuit simulation
The triple-gate (TG) SOI FinFET has well suppressed short-channel effects compared to planar MOSFET due to increased gate voltage controllability. However, the hot carrier injection (HCI) is a serious reliability issue for nanoscale FinFET and this ...
Modeling pFET currents after soft breakdown at different gate locations
Special issue: Proceedings of the 13th biennial conference on insulating films on semiconductorspMOSFET currents after soft gate oxide breakdown are studied as a function of the breakdown position. The analysis draws on analogies with post-soft breakdown processes in a nMOSFET. The pMOSFET breakdown path is modeled as a narrow region of SiO2 with ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
September 2007
382 pages
ISBN:9781595938169
DOI:10.1145/1284480
- General Chair:
- Antonio Petraglia,
- Program Chairs:
- Volnei A. Pedroni,
- Gert Cauwenberghs
Copyright © 2007 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 03 September 2007
Check for updates
Author Tags
Qualifiers
- Article
Conference
SBCCI07: 20th Symposium on Integrated Circuits and System Design
September 3 - 6, 2007
Copacabana, Rio de Janeiro
Acceptance Rates
Overall Acceptance Rate 133 of 347 submissions, 38%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 144Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 01 Oct 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in