Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/1120725.1120858acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
Article

An efficient control-oriented coverage metric

Published: 18 January 2005 Publication History

Abstract

Coverage metrics, which evaluate the ability of a test sequence to detect design faults, are essential to the validation process. A key source of difficulty in determining fault detection is that the control flow path traversed in the presence of a fault cannot be determined. Fault detection can only be accurately determined by exploring the set of all control flow paths, which may be traversed as a result of a fault. We present a coverage metric that determines the propagation of fault effects along all possible faulty control flow paths. The complexity of exploring multiple control flow paths is greatly alleviated by heuristically pruning infeasible control flow paths using the algorithm that we present. The proposed coverage metric provides high accuracy in designs that contain complex control flow. The results obtained are promising.

References

[1]
B. Beizer. Software Testing Techniques, Second Edition. Van Nostrand Reinhold, 1990.
[2]
K.-T. Cheng and J.-Y. Jou. A functional fault model for sequential machines. IEEE Transactions on Computer-Aided Design, 11(9):1065--1073, September 1992.
[3]
F. Corno, M. S. Reorda, G. Squillero, A. Manzone, and A. Pincetti. Automatic test bench generation for validation of RT-level descriptions: an industrial experience. In Design Automation and Test in Europe, pages 385--389, 2000.
[4]
F. Fallah, S. Devadas, and K. Keutzer. Occom: Efficient computation of observability-based code coverage metrics for functional verification. In Design Automation Conference, pages 152--157, June 1998.
[5]
G. A. Hayek and C. Robach. From specification validation to hardware testing: A unified method. In International Test Conference, pages 885--893, October 1996.
[6]
K. N. King and A. J. Offutt. A fortran language system for mutation-based software testing. Software Practice and Engineering, 21(7):685--718, 1991.
[7]
J. Laski and B. Korel. A data flow oriented program testing strategy. IEEE Trans. on Software Engineering, SE-9:33--43, 1983.
[8]
T. Lv, J. Fan, and X. Li. An efficient observability evaluation algorithm based on factored use-def chains. In Asian Test Symposium, pages 161--166, 2003.
[9]
N. Malik, S. Roberts, A. Pita, and R. Dobson. Automaton: an autonomous coverage-based multiprocessor system verification environment. In IEEE International Workshop on Rapid System Prototyping, pages 168--172, June 1997.
[10]
D. Moundanos, J. A. Abraham, and Y. V. Hoskote. Abstraction techniques for validation coverage analysis and test generation. IEEE Transactions on Computers, 47(1):2--14, January 1998.
[11]
R. Vemuri and R. Kalyanaraman. Generation of design verification tests from behavioral vhdl programs using path enumeration and constraint programming. IEEE Transactions on Very Large Scale Intergration Systems, 3(2):201--214, 1995.
[12]
A. von Mayrhauser, T. Chen, J. Kok, C. Anderson, A. Read, and A. Hajjar. On choosing test criteria for behavioral level harware design verification. In High Level Design Validation and Test Workshop, pages 124--130, 2000.
[13]
Q. Zhang and I. G. Harris. A data flow fault coverage metric for validation of behavioral hdl descriptions. In International Conference on Computer-Aided Design, November 2000.

Cited By

View all
  • (2014)Scaling Input Stimulus Generation through Hybrid Static and Dynamic Analysis of RTLACM Transactions on Design Automation of Electronic Systems10.1145/267654920:1(1-33)Online publication date: 18-Nov-2014
  • (2011)Efficient validation input generation in RTL by hybridized source code analysis2011 Design, Automation & Test in Europe10.1109/DATE.2011.5763253(1-6)Online publication date: Mar-2011
  • (2011)Enhancing IP cores specifications using hierarchical composition and set theoryDesign Automation for Embedded Systems10.1007/s10617-011-9076-415:3-4(225-245)Online publication date: 1-Dec-2011
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference
January 2005
1495 pages
ISBN:0780387376
DOI:10.1145/1120725
  • General Chair:
  • Ting-Ao Tang
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 January 2005

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

ASPDAC05
Sponsor:

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 25 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2014)Scaling Input Stimulus Generation through Hybrid Static and Dynamic Analysis of RTLACM Transactions on Design Automation of Electronic Systems10.1145/267654920:1(1-33)Online publication date: 18-Nov-2014
  • (2011)Efficient validation input generation in RTL by hybridized source code analysis2011 Design, Automation & Test in Europe10.1109/DATE.2011.5763253(1-6)Online publication date: Mar-2011
  • (2011)Enhancing IP cores specifications using hierarchical composition and set theoryDesign Automation for Embedded Systems10.1007/s10617-011-9076-415:3-4(225-245)Online publication date: 1-Dec-2011
  • (2007)Improving feasible interactions among multiple processesProceedings of the 2007 IEEE International High Level Design Validation and Test Workshop10.1109/HLDVT.2007.4392778(11-18)Online publication date: 7-Nov-2007
  • (2006)A coverage metric for the validation of interacting processesProceedings of the conference on Design, automation and test in Europe: Proceedings10.5555/1131481.1131763(1019-1024)Online publication date: 6-Mar-2006

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media