Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/1118299.1118339acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
Article

Design and implementation of transducer for ARM-TMS communication

Published: 24 January 2006 Publication History

Abstract

Communication between components, with different interface protocols, requires an extra component that must translate one protocol to another. This component is referred to as a transducer. In this paper we describe the design and implementation of a transducer between AMBA bus and TMS DSP bus. The transducer allows system designers to send data from AMBA compliant components to TMS compliant ones, and vice versa. The transducer was modeled in Verilog and implemented on Xilinx VirtexII FPGA board.

References

[1]
ARM Inc. ARM1020T Manual. Available http://www.arm.com/pdfs/DDI0135A_1020T.
[2]
Texas Instruments Inc. TMS32C5x User's Guide. Avaiable http://focus.ti.com/.
[3]
Xilinx Inc. DS031-Virtex-II Platform FPGAs: Complete Data Sheet. Available http://direct.xilinx.com/bvdocs/publications/ds031.pdf.

Cited By

View all
  • (2008)On-Chip Communication Architecture Refinement and Interface SynthesisOn-Chip Communication Architectures10.1016/B978-0-12-373892-9.00009-8(341-366)Online publication date: 2008
  • (2007)Incremental ABV for functional validation of TL-to-RTL design refinementProceedings of the conference on Design, automation and test in Europe10.5555/1266366.1266557(882-887)Online publication date: 16-Apr-2007
  • (2007)Hybrid, Incremental Assertion-Based Verification for TLM Design FlowsIEEE Design & Test10.1109/MDT.2007.4824:2(140-152)Online publication date: 1-Mar-2007
  • Show More Cited By

Index Terms

  1. Design and implementation of transducer for ARM-TMS communication

        Recommendations

        Comments

        Please enable JavaScript to view thecomments powered by Disqus.

        Information & Contributors

        Information

        Published In

        cover image ACM Conferences
        ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation Conference
        January 2006
        998 pages
        ISBN:0780394518

        Sponsors

        • IEEE Circuits and Systems Society
        • SIGDA: ACM Special Interest Group on Design Automation
        • IEICE ESS: Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society
        • IPSJ SIG-SLDM: Information Processing Society of Japan, SIG System LSI Design Methodology

        Publisher

        IEEE Press

        Publication History

        Published: 24 January 2006

        Permissions

        Request permissions for this article.

        Check for updates

        Qualifiers

        • Article

        Acceptance Rates

        Overall Acceptance Rate 466 of 1,454 submissions, 32%

        Contributors

        Other Metrics

        Bibliometrics & Citations

        Bibliometrics

        Article Metrics

        • Downloads (Last 12 months)1
        • Downloads (Last 6 weeks)0
        Reflects downloads up to 13 Feb 2025

        Other Metrics

        Citations

        Cited By

        View all
        • (2008)On-Chip Communication Architecture Refinement and Interface SynthesisOn-Chip Communication Architectures10.1016/B978-0-12-373892-9.00009-8(341-366)Online publication date: 2008
        • (2007)Incremental ABV for functional validation of TL-to-RTL design refinementProceedings of the conference on Design, automation and test in Europe10.5555/1266366.1266557(882-887)Online publication date: 16-Apr-2007
        • (2007)Hybrid, Incremental Assertion-Based Verification for TLM Design FlowsIEEE Design & Test10.1109/MDT.2007.4824:2(140-152)Online publication date: 1-Mar-2007
        • (2007)Incremental ABV for Functional Validation of TL-to-RTL Design Refinement2007 Design, Automation & Test in Europe Conference & Exhibition10.1109/DATE.2007.364404(1-6)Online publication date: Apr-2007
        • (2006)Generic netlist representation for system and PE level design explorationProceedings of the 4th international conference on Hardware/software codesign and system synthesis10.1145/1176254.1176323(282-287)Online publication date: 22-Oct-2006

        View Options

        Login options

        View options

        PDF

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader

        Figures

        Tables

        Media

        Share

        Share

        Share this Publication link

        Share on social media