Nothing Special   »   [go: up one dir, main page]
Skip to main content

Advertisement

Springer Nature Link
Log in

Performance Analysis of Optad-NoC: A Novel Optimized Routing Algorithm and Intelligent Router for 3D Network-on-Chip

  • Published:
Wireless Personal Communications Aims and scope Submit manuscript

Abstract

Nowadays System-on-Chip (SoC) is an emerging technology in the world of Integrated Chip manufacturers. In SoC, many IP cores are integrated inside a chip. The technique for transferring the data in the form of packets from an IP core to another is named as Network-on-Chip (NoC). Today the world is moving towards the miniaturization of commercial electronic devices. To get a miniature device, the Integrated Circuits inside the devices must be very small. Whenever the IC is getting smaller and smaller, many problems such as operating speed and power consumption plays an important role.3D NoCs are the emerging technology for on-chip communication. Novel algorithms of 3D NoC helps to achieve high speed, less power consumption and more functionality. In this work, two important routing techniques such as source and distributed are combined and a new algorithm called as Optimized NoC algorithm (Optad-NoC) is developed to avoid congestion and fault in the router or the channel of 3D NoC. This algorithm is implemented in a newly designed intelligent router named Optad-NoC router to avoid the deadlock and livelock automatically in the network. The router uses the adaptive, multicast routing in Network-on-Chip to achieve high speed and reduces the power consumption in 3D NoC. The latency and the power consumption are obtained for the 8 × 8 (64 nodes) mesh network of each layer of 3D NoC. The average latency of the Optad-NoC router is improved by 36.08% and 28.5% compared to the existing techniques such as EDXY and FADyAD respectively during traffic conditions. The average total power consumption of the Optad-NoC router is reduced by 74.4% compared to EDXY and 66.2% compared to FADyAD during traffic conditions.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  1. Davies, M., Srinivasa, N., Lin, T.-H., Chinya, G., Cao, Y., Choday, S. H., & Wang, H. (2018). Loihi: A neuromorphic manycore processor with on-chip learning. IEEE Micro, 38(1), 82–99. https://doi.org/10.1109/mm.2018.112130359

    Article  Google Scholar 

  2. Kumar, A., Sharma, P., Gupta, M. K., & Kumar, R. (2018). Machine learning based resource utilization and pre-estimation for network on chip (NoC) communication. Wireless Personal Communications, 102(3), 2211–2231. https://doi.org/10.1007/s11277-018-5376-3

    Article  Google Scholar 

  3. Cilardo, A., & Fusella, E. (2016). Design automation for application-specific on-chip interconnects: A survey. Integration, 52, 102–121. https://doi.org/10.1016/j.vlsi.2015.07.017

    Article  Google Scholar 

  4. Xie, Y., & Liu, Y (2017). A research on NoC mapping with Quantum Ant Colony Algorithm. 2017 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET). doi:https://doi.org/10.1109/wispnet.2017.8299886

  5. Hsien-Kai H., En-Jui C., Chih-Hao C., & An-Yeu W. (2010). Regional ACO-based routing for load-balancing in NoC systems. 2010 Second World Congress on Nature and Biologically Inspired Computing (NaBIC). doi:https://doi.org/10.1109/nabic.2010.5716323

  6. Ajima, Y., Kawashima, T., Okamoto, T., Shida, N., Hirai, K., Shimizu, T., Inoue, T. (2018). The Tofu Interconnect D. 2018 IEEE International Conference on Cluster Computing (CLUSTER). doi:https://doi.org/10.1109/cluster.2018.00090

  7. Muhammad, S. T., Ezz-Eldin, R., El-Moursy, M. A., El-Moursy, A. A., & Refaat, A. M (2015). Traffic-Based Virtual Channel Activation for Low-Power NoC. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 23(12): 3029–3042. https://doi.org/10.1109/tvlsi.2014.2387797

  8. Tosun, S., Ozturk, O., Ozkan, E., & Ozen, M. (2014). Application mapping algorithms for mesh-based network-on-chip architectures. The Journal of Supercomputing, 71(3), 995–1017. https://doi.org/10.1007/s11227-014-1348-x

    Article  Google Scholar 

  9. Wang, X., Liu, H., & Yu, Z. (2016). A novel heuristic algorithm for IP block mapping onto mesh-based networks-on-chip. The Journal of Supercomputing, 72(5), 2035–2058. https://doi.org/10.1007/s11227-016-1719-6

    Article  Google Scholar 

  10. Yan, P., Jiang, S., & Sridhar, R. (2015). A high throughput router with a novel switch allocator for network on chip. 2015 28th IEEE International System-on-Chip Conference (SOCC). doi:https://doi.org/10.1109/socc.2015.7406932

  11. Seitanidis, I., Psarras, A., Dimitrakopoulos, G., & Nicopoulos, C. (2014). ElastiStore: An elastic buffer architecture for Network-on-Chip routers. Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014. doi:https://doi.org/10.7873/date2014.253

  12. Vijayaraj, M., & Balamurugan, K. (2016). Performance Oriented Docket-NoC (Dt-NoC) Scheme for Fast Communication in NoC. JSTS: Journal of Semiconductor Technology and Science. 16(3): 359–366. doi:https://doi.org/10.5573/jsts.2016.16.3.359

  13. Mareli, M., & Twala, B. (2018). An adaptive Cuckoo search algorithm for optimisation. Applied Computing and Informatics, 14(2), 107–115. https://doi.org/10.1016/j.aci.2017.09.001

    Article  Google Scholar 

  14. Mische, J., Mellwig, C., Stegmeier, A., Frieb, M., & Ungerer, T. (2017). Minimally buffered deflection routing with in-order delivery in a torus. Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip. doi:https://doi.org/10.1145/3130218.3130227

  15. Aghaei, B., Khademzadeh, A., Reshadi, M., & Badie, K. (2017). Link testing: A survey of current trends in network on chip. Journal of Electronic Testing, 33(2), 209–225. https://doi.org/10.1007/s10836-017-5646-0

    Article  Google Scholar 

  16. Ramani, S., & Sundararajan, J. (2013). A case study on NoC router architecture for optimizing the latency. 2013 International Conference on Advanced Computing and Communication Systems. doi:https://doi.org/10.1109/icaccs.2013.6938703

  17. Ghosal, P. (2012). Improved extended XY on-chip routing in diametrical 2D MEsh NOC. International Journal of VLSI Design & Communication Systems, 3(5), 191–200. https://doi.org/10.5121/vlsic.2012.3516

    Article  Google Scholar 

  18. Deb, D., Jose, J., Das, S., & Kapoor, H. K. (2019). Cost effective routing techniques in 2D mesh NoC using on-chip transmission lines. Journal of Parallel and Distributed Computing, 123, 118–129. https://doi.org/10.1016/j.jpdc.2018.09.009

    Article  Google Scholar 

Download references

Funding

The authors have no relevant financial or non-financial interests to disclose.

Author information

Authors and Affiliations

  1. Department of ECE, Swarnandhra College of Engineering and Technology, Narsapur, West Godavari District, Andhra Pradesh, 534280, India

    K. Balamurugan & B. Subrahmanyeswara Rao

  2. Department of ECE, Government College of Engineering Tirunelveli, Tirunelveli District, Tamilnadu, 627001, India

    M. Vijayaraj

Authors
  1. K. Balamurugan
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. B. Subrahmanyeswara Rao
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. M. Vijayaraj
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to K. Balamurugan.

Ethics declarations

Conflict of interest

The authors have no conflicts of interest to declare that are relevant to the content of this article.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Balamurugan, K., Subrahmanyeswara Rao, B. & Vijayaraj, M. Performance Analysis of Optad-NoC: A Novel Optimized Routing Algorithm and Intelligent Router for 3D Network-on-Chip. Wireless Pers Commun 121, 2511–2528 (2021). https://doi.org/10.1007/s11277-021-08834-0

Download citation

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11277-021-08834-0

Keywords