Abstract
In order to meet demanding challenges of increasing computational requirements and stringent power constraints, there is a gradual trend towards heterogeneous multi-processor system-on-chip (MPSoC) designs integrating application specific acceleration engines. One major problem faced by the design tools for mapping of algorithms onto MPSoC architectures is the dimensioning of system components through performance analysis. In this paper, we propose a fast and accurate methodology for rate matching of statically scheduled acceleration engines using modular performance analysis. Given a set of Pareto-optimal hardware accelerator designs and an input workload behavior, the proposed methodology determines cost efficient hardware accelerators that can handle the workload. A motion JPEG case study illustrates the benefit of coupling high level synthesis tools with performance analysis.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Wolf, W.: The Future of Multiprocessor Systems-on-Chips. In: Proceedings of Design Automation Conference (DAC), San Diego, CA, USA, pp. 681–685 (2004)
Hannig, F., Ruckdeschel, H., Dutta, H., Teich, J.: PARO: Synthesis of Hardware Accelerators for Multi-Dimensional Dataflow-Intensive Applications. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds.) ARC 2008. LNCS, vol. 4943, pp. 287–293. Springer, Heidelberg (2008)
G. Abraham, S., R. Rau, B.: Efficient Design Space Exploration in PICO. In: Proceedings of the 2000 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), San Jose, CA, USA, pp. 71–79 (2000)
Benini, L., Bertozzi, D., Bruni, D., Drago, N., Fummi, F., Poncino, M.: SystemC Cosimulation and Emulation of Multiprocessor SoC Designs. Computer 36(4), 53–59 (2003)
Pimentel, A.D., Erbas, C., Polstra, S.: A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels. IEEE Transactions on Computers 55(2), 99–112 (2006)
Perathoner, S., Wandeler, E., Thiele, L., Hamann, A., Schliecker, S., Henia, R., Racu, R., Ernst, R., Harbour, M.G.: Influence of different system abstractions on the performance analysis of distributed real-time systems. In: EMSOFT 2007: Proceedings of the 7th ACM & IEEE international conference on Embedded software, pp. 193–202 (2007)
Thiele, L., Wandeler, E., Chakraborty, S.: A Stream-Oriented Component Model for Performance Analysis of Multiprocessor DSPs. IEEE Signal Processing Magazine 22(3), 38–46 (2005)
Thiele, L.: Scheduling of Uniform Algorithms with Resource Constraints. Journal of VLSI Signal Processing 10, 295–310 (1995)
Brandolese, C., Fornaciari, W., Salice, F.: An Area Estimation Methodology for FPGA Based Designs at SystemC-Level. In: Proceedings of Design Automation Conference (DAC), San Diego, CA, USA, pp. 129–132 (2004)
Van der Wolf, P.: Performance Contracts for Modular MPSoC Integration. In: 8th International Forum on Application-Specific Multi-Processor SoC, June 2008, pp. 8.10.1–8.10.12 (2008)
Avis, D.: lrs: A Revised Implementation of the Reverse Search Vertex Enumeration Algorithm. Polytopes – Combinatorics and Computation. DMV Seminar Band 29, 177–198 (2000)
Haid, W., Thiele, L.: Complex task activation schemes in system level performance analysis. In: Proc. 5th Intl. Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS), Salzburg, Austria, pp. 173–178. ACM Press, New York (2007)
Catthoor, F., Danckaert, K., Wuytack, S., Dutt, N.: Code Transformations for Data Transfer and Storage Exploration Preprocessing in Multimedia Processors. IEEE Design & Test 18(3), 70–82 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Dutta, H., Hannig, F., Teich, J. (2009). Performance Matching of Hardware Acceleration Engines for Heterogeneous MPSoC Using Modular Performance Analysis. In: Berekovic, M., Müller-Schloer, C., Hochberger, C., Wong, S. (eds) Architecture of Computing Systems – ARCS 2009. ARCS 2009. Lecture Notes in Computer Science, vol 5455. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-00454-4_23
Download citation
DOI: https://doi.org/10.1007/978-3-642-00454-4_23
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-00453-7
Online ISBN: 978-3-642-00454-4
eBook Packages: Computer ScienceComputer Science (R0)