Introduction

1. M. Bushnell, V. Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits (Springer, 2013). https://doi.org/10.1007/b117406

2. A. Biere et al., Symbolic model checking without BDDs, in Proceedings of the International Conference on Tools and Algorithms for the Construction and Analysis of Systems (Springer, 1999), pp. 193–207. https://doi.org/10.1007/3540490590_14

3. D. Blaauw et al., Razor II: In situ error detection and correction for PVT and SER tolerance, in Proceedings of the IEEE International Conference on Solid-State Circuits (2008), pp. 400–622. https://doi.org/10.1109/ISSCC.2008.4523226

4. A.E. Barbour, A.S. Wojcik, A general constructive approach to fault-tolerant design using redundancy. IEEE Trans. Comput. 38(1), 15–29 (1989). https://doi.org/10.1109/12.8727

   Article  MathSciNet  Google Scholar 

5. S.A. Cook, The complexity of theorem-proving procedures, in Proceedings of the ACM International Symposium on the Theory of Computing (Shaker Heights, Ohio, USA, 1971), pp. 151–158. https://doi.org/10.1145/800157.805047

6. R. Drechsler et al., Test Pattern Generation Using Boolean Proof Engines (Springer, 2009). https://doi.org/10.1007/978-90-481-2360-5

7. R.D. Eldred, Test routines based on symbolic logical statements. J. ACM 6(1), 33–37 (1959). https://doi.org/10.1145/320954.320957

   Article  MathSciNet  Google Scholar 

8. D. Ernst et al., Razor: a low-power pipeline based on circuit-level timing speculation, in Proceedings of the IEEE/ACM International Symposium on Microarchitecture (2003), pp. 7–18. https://doi.org/10.1109/MICRO.2003.1253179

9. S. Eggersglüß, R. Wille, R. Drechsler, Improved SAT-based ATPG: More constraints, better compaction, in Proceedings of the International Conference on Computer-Aided Design (2013), pp. 85–90. https://doi.org/10.1109/ICCAD.2013.6691102

10. J.M. Galey, R.E. Norby, J.P. Roth, Techniques for the diagnosis of switching circuit failures. IEEE Trans. Commun. Electron. 83(74), 509–514 (1964) https://doi.org/10.1109/TCOME.1964.6539498

    Article  Google Scholar 

11. S. Huhn, S. Eggersglüß, R. Drechsler, Leichtgewichtige Datenkompressions-Architektur für IEEE-1149.1-kompatible Testschnittstellen, in Informal Proceedings of the GI/GMM/ITG Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (2016)

    Google Scholar 

12. S. Huhn, S. Eggersglüß, R. Drechsler, VecTHOR: Low-cost compression architecture for IEEE-1149.1-compliant TAP controllers, in Proceedings of the IEEE European Test Symposium (2016), pp. 1–6. https://doi.org/10.1109/ETS.2016.7519303

13. S. Huhn, S. Eggersglüß, R. Drechsler, Reconfigurable TAP controllers with embedded compression for large test data volume, in Proceedings of the IEEE Defect and Fault Tolerance in VLSI and Nanotechnology Systems (2017), pp. 1–6. https://doi.org/10.1109/DFT.2017.8244462

14. S. Huhn, S. Eggersglüß, R. Drechsler, Enhanced Embedded Test Compression Technique For Processing Incompressible Test Patterns. Informal Proceedings of the GI/GMM/ITG Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (2019)

    Google Scholar 

15. S. Huhn, D. Tille, R. Drechsler, A hybrid embedded multi-channel test compression architecture for low-pin count test environments in safety-critical systems, in Proceedings of the International Test Conference in Asia (2019), pp. 115–120. https://doi.org/10.1109/ITC-Asia.2019.00033

16. S. Huhn, D. Tille, R. Drechsler, Hybrid architecture for embedded test compression to process rejected test patterns, in Proceedings of the IEEE European Test Symposium (2019), pp. 1–2. https://doi.org/10.1109/ETS.2019.8791508

17. S. Huhn et al., Enhancing robustness of sequential circuits using application-specific knowledge and formal methods, in Proceedings of the Asia and South Pacific Design Automation Conference (2017), pp. 182–187. https://doi.org/10.1109/ASPDAC.2017.7858317

18. S. Huhn et al., Optimization of retargeting for IEEE 1149.1 TAP controllers with embedded compression, in Proceedings of the IEEE Design, Automation and Test in Europe (2017), pp. 578–583. https://doi.org/10.23919/DATE.2017.7927053

19. S. Huhn et al., A Codeword-Based Compaction Technique for On-Chip Generated Debug Data Using Two-Stage Artificial Neural Ntworks. Informal Proceedings of the GI/GMM/ITG Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (2018)

    Google Scholar 

20. S. Huhn et al., Determing application-specific knowledge for improving robustness of sequential circuits. IEEE Trans. Very Large Scale Integr. Syst., 875–887 (2019). https://doi.org/10.1109/TVLSI.2018.2890601

21. Intel Corporation, The Story of the Intel 4004 - Intel’s First Microprocessor, 02/22/2020 (2011). https://www.intel.de/content/www/de/de/history/museum-story-of-intel-4004.html

22. T. Larrabee, Test pattern generation using Boolean satisfiability. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 11(1), 4–15 (1992). https://doi.org/10.1109/43.108614

    Article  Google Scholar 

23. G.E. Moore, Cramming more components onto integrated circuits. Electronics 38(8), 539–535 (1965)

    Google Scholar 

24. H. Mujtaba, AMD 2nd Gen EPYC Rome Processors Feature A Gargantuan 39.54 Billion Transistors, IO Die Pictured in Detail, 02/15/2020 (2019). https://wccftech.com/amd-2nd-gen-epyc-rome-iod-ccd-chipshots-39-billion-transistors/

25. J. Rajski et al., Embedded deterministic test. IEEE Trans. VLSI Syst. 23(5), 776–792 (2004). https://doi.org/10.1109/TCAD.2004.826558

    Google Scholar 

26. J.P. Roth, Diagnosis of automata failures: A calculus and a method IBM J. Res. Dev. 10(4), 278–291 (1966). https://doi.org/10.1147/rd.104.0278

    MATH  Google Scholar 

27. C.E. Stroud, A.E. Barbour, Design for testability and test generation for static redundancy system level fault-tolerant circuits, in Proceedings of the International Test Conference (1989), pp. 812–818. https://doi.org/10.1109/TEST.1989.82370

Download references