Abstract
This paper presents two additional strategies to reduce simulation time for Bayesian based stopping rules in VHDL model verification. The first is that a semi-random variable is defined and the data staying in the semi-random variable range are skipped when stopping rule is running, and a turning point that can partition a random variable into a semi-random and a genuine random variable is chosen. The second is that the old values of parameters are kept when phases of stopping rule change. 12 VHDL models are examined, and the simulation results demonstrate that more than approximately 25% of clock cycles are reduced when using the two proposed strategies with 0.6% branch coverage rate loss.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Vahid, F., Givargis, T.: EMBEDDED SYSTEM DESIGN: A Unified Hardware/ Software Introduction. John Wiley & Sons, Inc., Chichester (2002)
Mourad, S., Zorian, Y.: Principles of Testing Electronic Systems. John Wiley & Sons, Inc., Chichester (2000)
Bergerson, J.: Writing testbenches: functional verification of HDL model. Kluwer Academic Publishers, Dordrecht (2003)
Lipman, J.: Covering your HDL chip-design bets. EDN, October 22, 1998, pp. 65–70 (1998)
Barrera, B.: Code coverage analysis-essential to a safe design. Electronic Engineering, 41–43 (November 1998)
Skahill, K.: A designer’s guide to VHDL design and verification. Engineering Software, 149–158 (February 1996)
Von Mayrhauser, A., et al.: On choosing test criteria for behavioral level hardware design verification. In: IEEE International High Level Design Validation and Test Workshop, Berkeley, CA (2000)
Hajjar, A., Chen, T.: Improving the efficiency and quality of simulation-based model verification using dynamic Bayesian criteria, Quality Electronic Design. In: Proceedings International Symposium, pp. 304–309 (March 2002)
Gately, J.: Verifying a million gate processor. Integrated System Design, 19–24 (1997)
Sahinoglu, M., Von Mayrhauser, A., Hajjar, A., Chen, T., Anderson, C.: On the efficiency of a compound Poisson stopping rule for mixed strategy testing. In: IEEE Aerospace conference, Track 7 (March 1997)
Howden, W.: Confidence-based reliability and statistical coverage estimation. In: Proceedings on the international symposium on software reliability engineering, pp. 283–291 (November 1997)
Chen, S., Mills, S.: A binary markov process model for random testing. IEEE transactions on software engineering 22(3), 218–223 (1996)
Hajjar, A.F.A.: Bayesian Based Stoping Rules for Behavioral VHDL Verification. Ph. D Dissertation, Fall (2000)
Ramchandani, R., Thomas, D.: Behavioral test generation using mixed integer nonlinear programming. In: International test conference, pp. 958–967 (1994)
Hayek, G., Robach, C.: From specification validation to hardware testing: a unified method. In: International Test conference, pp. 885–893 (1996)
Chen, T., Sahinoglu, M., Mayrhauser, A., Hajjar, A., Anderson, A.: Achieving the quality for behavioral models with minimum effort. In: 1st international symposium on quality in electronic design (March 2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kim, K.C., Lim, CG., Yoo, J.H., Han, S.B. (2006). Simulation Cost Reduction Strategies for Behavioral Model Verification in Bayesian Based Stopping Rule. In: Sha, E., Han, SK., Xu, CZ., Kim, MH., Yang, L.T., Xiao, B. (eds) Embedded and Ubiquitous Computing. EUC 2006. Lecture Notes in Computer Science, vol 4096. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11802167_70
Download citation
DOI: https://doi.org/10.1007/11802167_70
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-36679-9
Online ISBN: 978-3-540-36681-2
eBook Packages: Computer ScienceComputer Science (R0)