Abstract
This document presents a new method for implementing critical sections in the shared memory parallel architectures such as multithreaded multiprocessors integrated on a die. The method bases on Shared Explicit Cache System (SHECS) implemented in the multiprocessor. The document presents the concept of system architecture equipped with SHECS, the algorithm to implement operating system or application level locking service, and the results obtained with the method simulation on the network processor Intel IXP2800.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Krawczyk, H., Madajczak, T.: Optimal Programming of Critical Sections in Modern Network Processors under Performance Requirements. In: The Proc. of IEEE Parelec Conf. Dresden 2004 (2004)
Adiletta, M., Hooper, D., Wilde, M.: Packet over SONET: Achieving 10 Gbps Packet Processing with an IXP2800. Intel Technology Journal 6(3) (2002)
Adiletta, M., Rosenbluth, M., Bernstein, D., Wolrich, G.: The Next Generation of Intel IXP Network Processors. Intel Technology Journal 6(3) (2002)
Nanda, A., Nguyen, A., Michael, M., Joseph, D.: High-Throughput Coherence Controllers. In: The Proc. of the 6th Int’l HPC Architecture (2000)
Azimi, M., Briggs, F., Cekleov, M., Khare, M., Kumar, A., Looi, L.P.: Scalability Port: A Coherent Interface for Shared Memory Multiprocessors. In: The Proc. of the 10th Hot Interconnects Symposium (2002)
Grbic, A.: Assessment of Cache Coherence Protocols in Shared-memory Multiprocessors. A PhD thesis from Grad. Dep. of Electrical and Computer Engineering University of Toronto (2003)
Byrd, G.: Communication mechanisms in shared memory multiprocessors. A PhD thesis from Dep. Of Electrical Engineering of Stanford University (1998)
Aboulenein, N., Goodman, J., Gjessing, S., Woest, P.: Hardware support for synchronization in the Scalable Coherent Interface (SCI). In: Eighth International Parallel Processing Symposium (1994)
Ramachandran, U., Lee, J.: Cache-based synchronization in shared memory multiprocessors. In: Supercomputing 1995 (1995)
Jin, R., Yang, G., Agrawal, G.: Shared Memory Parallelization of Data Mining Algorithms: Techniques, Programming, Interface, and Performance. IEEE Transactions on Knowledge and Data Engineering 16(10) (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Madajczak, T. (2006). Taking Advantage of the SHECS-Based Critical Sections in the Shared Memory Parallel Architectures. In: Wyrzykowski, R., Dongarra, J., Meyer, N., Waśniewski, J. (eds) Parallel Processing and Applied Mathematics. PPAM 2005. Lecture Notes in Computer Science, vol 3911. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11752578_4
Download citation
DOI: https://doi.org/10.1007/11752578_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-34141-3
Online ISBN: 978-3-540-34142-0
eBook Packages: Computer ScienceComputer Science (R0)