default search action
Transactions on High-Performance Embedded Architectures and Compilers, Volume 1, 2007
- Per Stenström, Michael F. P. O'Boyle, François Bodin, Marcelo Cintra, Sally A. McKee:
Transactions on High-Performance Embedded Architectures and Compilers I. Lecture Notes in Computer Science 4050, Springer 2007, ISBN 978-3-540-71527-6
Transactions on HiPEAC I
- Maurice V. Wilkes:
High Performance Processor Chips. 1-4 - Koen De Bosschere, Wayne Luk, Xavier Martorell
, Nacho Navarro, Michael F. P. O'Boyle, Dionisios N. Pnevmatikatos
High-Performance Embedded Architecture and Compilation Roadmap. 5-29
First International Conference on High-Performance Embedded Architectures and Compilers, HiPEAC '05. Best Papers
- Per Stenström:
Introduction to Part 1. 33 - Grigori Fursin, Albert Cohen, Michael F. P. O'Boyle, Olivier Temam:
Quick and Practical Run-Time Evaluation of Multiple Program Optimizations. 34-53 - Michael J. Geiger, Sally A. McKee, Gary S. Tyson:
Specializing Cache Structures for High Performance and Energy Conservation in Embedded Systems. 54-73 - Dries Buytaert, Kris Venstermans, Lieven Eeckhout, Koen De Bosschere:
GCH: Hints for Triggering Garbage Collections. 74-94 - Weidong Shi, Chenghuai Lu, Hsien-Hsin S. Lee:
Memory-Centric Security Architecture. 95-115 - Ke Ning, David R. Kaeli:
Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems. 116-135
Optimizing Compilers
- Michael F. P. O'Boyle, François Bodin, Marcelo Cintra:
Introduction to Part 2. 139 - Nicholas Nethercote, Doug Burger, Kathryn S. McKinley:
Convergent Compilation Applied to Loop Unrolling. 140-158 - Harald Devos, Kristof Beyls, Mark Christiaens, Jan M. Van Campenhout
Finding and Applying Loop Transformations for Generating Optimized FPGA Implementations. 159-178 - Fakhreddine Ghaffari, Michel Auguin, Mohamed Abid, Maher Ben Jemaa:
Dynamic and On-Line Design Space Exploration for Reconfigurable Architectures. 179-193 - Shane Ryoo, Sain-Zee Ueng, Christopher I. Rodrigues, Robert E. Kidd, Matthew I. Frank, Wen-mei W. Hwu:
Automatic Discovery of Coarse-Grained Parallelism in Media Applications. 194-213 - Guilin Chen, Mahmut T. Kandemir:
An Approach for Enhancing Inter-processor Data Locality on Chip Multiprocessors. 214-233
ACM International Conference on Computing Frontiers '06. Best Papers
- Sally A. McKee:
Introduction to Part 3. 237-238 - Iyad Al Khatib, Davide Bertozzi, Francesco Poletti, Luca Benini
Hardware/Software Architecture for Real-Time ECG Monitoring and Analysis Leveraging MPSoC Technology. 239-258 - John Y. Oliver, Diana Franklin, Frederic T. Chong
Using Application Bisection Bandwidth to Guide Tile Size Selection for the Synchroscalar Tile-Based Architecture. 259-278 - Anca Mariana Molnos, Sorin Dan Cotofana
Static Cache Partitioning Robustness Analysis for Embedded On-Chip Multi-processors. 279-297 - Shlomit S. Pinter, Israel Waldman:
Selective Code Compression Scheme for Embedded Systems. 298-316 - Seung Woo Son, Mahmut T. Kandemir:
A Prefetching Algorithm for Multi-speed Disks. 317-340 - Alex E. Susu, Michele Magno
Reconfiguration Strategies for Environmentally Powered Devices: Theoretical Analysis and Experimental Validation. 341-360
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-19 20:49 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: