default search action
ISPD 2019: San Francisco, CA, USA
- Ismail Bustany, William Swartz:
Proceedings of the 2019 International Symposium on Physical Design, ISPD 2019, San Francisco, CA, USA, April 14-17, 2019. ACM 2019, ISBN 978-1-4503-6253-5
Keynote
- Ismail Bustany:
Session details: Keynote. - Shankar Krishnamoorthy:
Fusion: The Dawn of the Hyperconvergence Era in EDA. 1
New Advances in Placement
- Stephen Yang:
Session details: New Advances in Placement. - Renan Netto, Sheiny Fabre, Tiago Augusto Fontana, Vinicius S. Livramento, Laércio Lima Pilla
, José Luís Güntzel:
How Deep Learning Can Drive Physical Synthesis Towards More Predictable Legalization. 3-10 - Ya-Chu Chang, Tung-Wei Lin, Iris Hui-Ru Jiang, Gi-Joon Nam:
Graceful Register Clustering by Effective Mean Shift Algorithm for Power and Timing Balancing. 11-18 - Biying Xu, Shaolan Li, Chak-Wa Pui, Derong Liu, Linxiao Shen, Yibo Lin, Nan Sun, David Z. Pan:
Device Layer-Aware Analytical Placement for Analog Circuits. 19-26 - Xingquan Li
Analytical Mixed-Cell-Height Legalization Considering Average and Maximum Movement Minimization. 27-34
FPGA Special Session: Advances in Adaptable Heterogeneous Computing and Acceleration for Big Data
- Mahesh Iyer:
Session details: FPGA Special Session: Advances in Adaptable Heterogeneous Computing and Acceleration for Big Data. - Eriko Nurvitadhi:
FPGA-based Computing in the Era of AI and Big Data. 35 - Amit Gupta:
Advances in Adaptable Computing. 37-38 - Muhammet Mustafa Ozdal:
Improving Programmability and Efficiency of Large-Scale Graph Analytics for FPGA Platforms. 39
Routing in All Forms
- Patrick Madden:
Session details: Routing in All Forms. - Nikolay Ryzhenko, Steven M. Burns, Anton Sorokin, Mikhail Talalay:
Pin Access-Driven Design Rule Clean and DFM Optimized Routing of Standard Cells under Boolean Constraints. 41-47 - Alexandre Truppel, Tsun-Ming Tseng
PSION: Combining Logical Topology and Physical Layout Optimization for Wavelength-Routed ONoCs. 49-56 - Sheng-En David Lin, Dae Hyun Kim:
Construction of All Multilayer Monolithic Rectilinear Steiner Minimum Trees on the 3D Hanan Grid for Monolithic 3D IC Routing. 57-64 - Dongwon Park, Ilgweon Kang, Yeseong Kim, Sicun Gao, Bill Lin, Chung-Kuan Cheng:
ROAD: Routability Analysis and Diagnosis Framework Based on SAT Techniques. 65-72
Keynote
- Noel Menezes:
Session details: Keynote. - Kenneth Plaks:
A Perspective on Security and Trust Requirements for the Future. 73
Patterning and Machine Learning
- Evangeline F. Y. Young:
Session details: Patterning and Machine Learning. - Gyuszi Suto, Geoff S. Greenleaf, Phanindra Bhagavatula, Heinrich R. Fischer, Sanjay K. Soni, Brian H. Miller, Renato Fernandes Hentschke:
Declarative Language for Geometric Pattern Matching in VLSI Process Rule Modeling. 75-82 - Sachin S. Sapatnekar:
Electromigration-Aware Interconnect Design. 83-90 - Haoxing Ren:
Toward Intelligent Physical Design: Deep Learning and GPU Acceleration. 91-92 - Hua-Yu Chang, Iris Hui-Ru Jiang:
Multiple Patterning Layout Compliance with Minimizing Topology Disturbance and Polygon Displacement. 93-100
Cyber-Physical Systems
- Patrick Groeneveld:
Session details: Cyber-Physical Systems. - Chung-Wei Lin:
From Electronic Design Automation to Automotive Design Automation. 101 - Mehdi Maasoumy:
Enterprise-wide AI-enabled Digital Transformation. 103 - Pierluigi Nuzzo:
Secure and Trustworthy Cyber-Physical System Design: A Cross-Layer Perspective. 105
Lifetime Achievement Award Tribute to Professor Alberto L. Sangiovanni-Vicentelli
- Pierluigi Nuzzo:
Session details: Lifetime Achievement Award Tribute to Professor Alberto Sangiovanni-Vicentelli. - Jacob K. White:
The Slow Start of Fast Spice: A Brief History of Timing. 107-108 - Masahiro Fujita:
Basic and Advanced Researches in Logic Synthesis and their Industrial Contributions. 109-116 - Pierluigi Nuzzo:
From Electronic Design Automation to Cyber-Physical System Design Automation: A Tale of Platforms and Contracts. 117-121 - Alberto L. Sangiovanni-Vincentelli:
My 50-Year Journey from Punched Cards to Swarm Systems. 123-125
Lifetime Achievement Award Dinner Banquet Keynote
- Edward A. Lee:
Freedom From Choice and the Power of Models: in Honor of Alberto Sangiovanni-Vincentelli. 126
Physical Design - Where are we going?
- C. K. Cheng:
Session details: Physical Design - Where are we going? - Prasanth Mangalagiri:
Analog Layout Synthesis: Are We There Yet? 127 - Ankur Sharma, David G. Chinnery
Lagrangian Relaxation Based Gate Sizing With Clock Skew Scheduling - A Fast and Effective Approach. 129-137 - Xiao Shi, Hao Yan, Jinxin Wang, Xiaofen Xu, Fengyuan Liu, Longxing Shi, Lei He:
Adaptive Clustering and Sampling for High-Dimensional and Multi-Failure-Region SRAM Yield Analysis. 139-146
Detailed Routing Contest Results
- David G. Chinnery:
Session details: Detailed Routing Contest Results. - Wen-Hao Liu, Stefanus Mantik, Wing-Kai Chow, Yixiao Ding, Amin Farshidi
ISPD 2019 Initial Detailed Routing Contest and Benchmark with Advanced Routing Rules. 147-151
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-15 19:45 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: