default search action

combined dblp search
author search
venue search
publication search

ask others

"Increment/decrement/2's complement/priority encoder circuit for varying ..."

P. Sai Phaneendra et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ISCIT.2011.6092152

access: closed

type: Conference or Workshop Paper

metadata version: 2021-11-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscit/PVAVMS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscit/PVAVMS11
P. Sai Phaneendra, Chetan Vudadha, Syed Ershad Ahmed, Sreehari Veeramachaneni, N. Moorthy Muthukrishnan, M. B. Srinivas:
Increment/decrement/2's complement/priority encoder circuit for varying operand lengths. ISCIT 2011: 472-477

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.