default search action
21st MIXDES 2014: Lviv, Ukraine
- Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems, MIXDES 2014, Lviv, Ukraine, June 19-21, 2014. IEEE 2014
- Andrzej Napieralski
:
Preface. 3-4 - Jerzy Pultorak:
60 years of polish transistors. 15-21 - Jacques Henri Collet:
A brief overview of the challenges of the multicore roadmap. 22-29 - Viktor Sverdlov
Magnetic tunnel junctions for future memory and logic-in-memory applications. 30-33 - Tomasz R. Wolinski
Optofluidic photonic liquid crystal fibers. 34-37 - Pawel Grybos
Ultra fast X-ray detection systems in nanometer and 3D technologies. 38-41 - Ashkhen Yesayan
A fully explicit static model for DG JLFET valid in all modes of operation. 45-48 - Michael Graef, Thomas Holtij, Franziska Hain, Alexander Kloes, Benjamín Iñíguez:
Improved analytical potential modeling in double-gate tunnel-FETs. 49-53 - Arnab Biswas, Nilay Dagtekin, Cem Alper, Luca De Michielis, Antonios Bazigos
Compact modeling of homojunction tunnel FETs. 54-57 - Hiwa Mahmoudi
Compact modeling of memristive IMP gates for reliable stateful logic design. 58-61 - Bernd Landgraf:
Capacitors in heterogeneous IC systems-Consequences on compact modeling. 62-65 - Maria Helena Fino:
Using an integrated inductor model in Qucs. 66-69 - Lining Zhang
Standardizing the compact model developments for emerging transistors. 70-73 - Daniel Tomaszewski
A simple multi-purpose method for compact model evaluation. 74-78 - Kai Hahn, Irena Gradek, Helmut Kremer:
Microsystem design flow for SMEs. 81-84 - Izabela Augustyniak, Wojciech Kubicki
Measurement set-up for lab-on-a-chip fluorimetric detection. 85-88 - Oleh Matviykiv
Multiscale flow model for simulation of biofluidic mixtures in Lab-Chip devices. 89-92 - Cezary Maj
The influence of residual stress induced by anodic wafer bonding on MEMS membrane properties. 93-96 - Petro Kosobutskyy
Monte Carlo modeling of stiffness of MEMS membrane. 97-100 - Mohamed Atef
2.5 Gbit/s compact transimpedance amplifier using active inductor in 130nm CMOS technology. 103-107 - Nahla T. Abou-El-Kheir, Mohamed Essam Khedr, Mohamed Abbas:
A fast power efficient equalization-based digital background calibration technique for pipelined ADC. 108-112 - Amin Akbari, Mehdi Ghasemzadeh, Abdollah Khoei
A highly accurate fuzzifier in current mode with low power consumption. 113-116 - Pawel Sniatala, Mariusz Naumowicz
A hybrid current-mode passive second-order continuous-time ΣΔ modulator. 117-120 - Andre Bispo, Filipe Quendera, Ricardo Madeira
A low power quadrature class D LC oscillator with 0.4V supply. 121-126 - Mehdi Ghasemzadeh, Amin Akbari, Khayrollah Hadidi, Abdollah Khoei
A novel fast glitchless 4-2 compressor with a new structure. 127-130 - Mehdi Ghasemzadeh, Neda Mohabbatian, Amin Akbari, Khayrollah Hadidi, Abdullah Khoei
A novel fast glitchless 7-3 counter with a new structure. 131-134 - Mehdi Ghasemzadeh, Neda Mohabbatian, Amin Akbari, Khayrollah Hadidi, Abdullah Khoei
A novel high-speed 4-bit carry generator with a new structure for arithmetic operations. 135-137 - Mehdi Ghasemzadeh, Amin Akbari, Neda Mohabbatian, Khayrollah Hadidi, Abdullah Khoei
A novel method in fractional synthesizers for a drastic decrease in lock time. 138-141 - Mehdi Ghasemzadeh, Amin Akbari, Arefeh Soltani, Abdollah Khoei
A novel mixed-signal digital CMOS fuzzy logic controller in current mode. 142-147 - Mehdi Ghasemzadeh, Amin Akbari, Abdullah Khoei
A novel mixed-signal digital voltage mode CMOS fuzzy logic controller in 0.18μm technology. 148-153 - Amin Ojani, Behzad Mesgarzadeh, Atila Alvandpour:
A self-calibration technique for fast-switching frequency-hopped UWB synthesis. 154-159 - Miguel Fernandes, Luís B. Oliveira, João Pedro Oliveira:
A widely tunable narrowband balun-LNA with integrated filtering. 160-165 - Abolfazl Zokaei, Amir Amirabadi
Active balun-based wideband differential LNA for noise and distortion cancellation. 166-169 - Piotr Kmon
CMRR improvement for multichannel integrated recording circuits processed in submicron technologies dedicated to neurobiology experiments. 170-174 - Roma Dasgupta
Design and simulations of the 10-bit SAR ADC in novel sub-micron technology 200 nm SOI CMOS. 175-179 - Piotr Kmon
Design of a reconfigurable stimulator for multichannel integrated systems dedicated to neurobiology experiments. 180-184 - Prakash Harikumar, Pavel Angelov, Robert Hägglund:
Design of a reference voltage buffer for a 10-bit 1-MS/s SAR ADC. 185-188 - Francesco Centurelli
Design of broad-band power amplifiers by means of an impedance transforming lossy equalizer. 189-193 - Krzysztof Kasinski
Design of the reset and calibration circuits in a dual stage charge sensitive processing chain based on Time-over-Threshold technique for tracking applications. 194-199 - Tadeusz Satlawa, Aleksandra Drozd, Piotr Kmon
Design of the ultrafast LVDS I/O interface in 40 nm CMOS process. 200-204 - Szymon Bugiel
Development of pixel detector in Novel sub-micron technology SOI CMOS 200 nm. 205-208 - Jacek Jasielski
Double edge class BD hybrid DPWM implementation using linearized LBDD algorithm. 209-214 - Renato Menicocci, Alessandro Trifiletti, Francesco Bruno Trotta:
Experiments on two clock countermeasures against power analysis attacks. 215-219 - Mohamed Atef
High gain transimpedance amplifier with current mirror load. 220-223 - Mariusz Jankowski
High-voltage trapezoidal waveform generator with edge-rounding functionality implementations. 224-229 - Daniel Pietron, Krzysztof Siwiec
Implementation of the Bluetooth receiver RF front-end in the CMOS-RF 130 nm technology. 230-235 - Ryszard Swierczynski, Krzysztof Urbanski, Artur Wymyslowski:
Improving co-design of smart sensor front-ends. 236-240 - Massimo Alioto, Simone Bongiovanni, Giuseppe Scotti
Leakage Power Analysis attacks against a bit slice implementation of the Serpent block cipher. 241-246 - Rafal Kleczek
Low voltage area efficient current-mode CMOS bandgap reference in deep submicron technology. 247-251 - Pawel Knapkiewicz, Wojciech Kosek, Piotr Józwiak:
Mechatronic, autonomous system for movement assessment of horses - Preliminary study. 252-255 - Stephanie Guiton, Abir Rezgui, Morgan Madec
Modeling and simulation of a Lab-On-Chip for micropollutants detection. 256-261 - Edward Hrynkiewicz, Dariusz Polok:
Seeking for decomposition of a Boolean function in the reed-müller spectral domain by Means of permutation between function variables. 262-266 - Miroslaw Zoladz, Piotr Kmon
Design of system-on-chip in 180 nm technology for multi-channel wireless recording of the nerve tissue electrical activity. 267-271 - Cezary Kolacinski
The integrated selective readout amplifier for NMOS THz detectors. 272-277 - Maciej Frankiewicz, Andrzej Kos:
Analysis of parameter-based Temperature-Controlled Oscillator. 281-284 - Marcin Janicki
Convergence of Green's function heat equation solutions in electronic nanostructures. 285-288 - Maciej Frankiewicz, Piotr Kocanda, Ryszard Gal, Andrzej Kos:
Design of RISC microcontroller with Dynamic Thermal Management Unit for Temperature-Controlled Oscillator. 289-292 - Melvin Galicia, Piotr Zajac
Modelling modern processors using FEM and compact model - A comparative study. 293-297 - Krzysztof Górecki
Modelling the influence of self-heating on characteristics of IGBTs. 298-302 - Krzysztof Górecki
The influence of the mounting manner of the power LEDs on its thermal and optical parameters. 303-308 - Krzysztof Górecki
The influence of the selected factors on transient thermal impedance of semiconductor devices. 309-314 - Nils Heidmann, Nico Hellwege, Maike Taddiken, Dagmar Peters-Drolshagen, Steffen Paul
Analog behavioral modeling for age-dependent degradation of complex analog circuits. 317-322 - Andrzej Pfitzner:
Improved simple DC model of Vertical-Slit Field-Effect Transistor (VeSFET). 323-327 - Mariusz Jankowski
Monte-carlo and transient-noise simulational analysis of rolling-shutter binary readout pixel circuit. 328-333 - Camillo Stefanucci, Pietro Buccella, Maher Kayal, Jean-Michel Sallese:
Optimization strategy of numerical simulations applied to EPFL substrate model. 334-337 - Lukasz Wiechowski, Krzysztof Siwiec
Simulink model of GFSK demodulator based on time-to-digital converter. 338-341 - Piotr Mierzwinski
Small signal performance of VES-BJT. 342-346 - Pietro Buccella, Camillo Stefanucci, Jean-Michel Sallese, Maher Kayal:
Spice simulation of substrate minority carriers propagation with equivalent electrical circuit. 347-350 - Vasileios Gerakis, Alkis A. Hatzopoulos
Substrate coupling noise considerations for frequencies up to 100GHz. 351-355 - Michal Staniewski, Andrzej Pfitzner:
Usefulness of VeSTIC devices for low-noise and radiation hard 3D integrated circuits. 356-360 - Halyna Klym
Design and properties of nanostructured thick-film structures for sensor microelectronics. 363-366 - Michal Zaborowski, Daniel Tomaszewski
Fabrication and characterization of junctionless MOSFETs for sensor applications. 367-371 - Arwa Ben Dhia, Mariem Slimani, Lirida A. B. Naviner
A defect-tolerant multiplexer using differential logic for FPGAs. 375-380 - Slawosz Uznanski, Benjamin Todd, Johannes Walter, Andrea Vilar-Villanueva:
COTS FPGA/SRAM irradiations using a dedicated testing infrastructure for characterization of large component batches. 381-384 - Hao Cai, Kaikai Liu, Lirida Alves de Barros Naviner
Reliability-aware delay faults evaluation of CMOS flip-flops. 385-389 - Pawel Leczycki, Artur Andrzejczak, Piotr Pietrzak
Sensor reliability evaluation method in multi-sensor control systems. 390-394 - Jindrich Windels, Ann Monté, Herbert De Pauw, Jan Doutreloigne:
Automatic load-based MOSFET segmentation for switching DC-DC converters. 397-400 - Bartosz Pekoslawski
Hybrid power system for Truck Recognition System. 401-404 - Witold Maranda
Sizing of photovoltaic array for low feed-in tariffs. 405-408 - Piotr Stefan Nowak:
A comparative study on biometric hand identification. 411-414 - Jakub Clapa, Henryk Blasinski, Kamil Grabowski
A fisheye distortion correction algorithm optimized for hardware implementations. 415-419 - Pietro Monsurrò
Architecture and modeling of a novel optical beamforming network suitable for microwave photonics implementation. 420-425 - Wojciech Wieclawek, Ewa Pietka:
Car segmentation and colour recognition. 426-429 - Sergei Astapov, Johannes Ehala, Jürgo-Sören Preden:
Collective acoustic localization in a network of dual channel low power devices. 430-435 - Ting An, Kaikai Liu, Hao Cai, Lirida Alves de Barros Naviner
Efficient implementation for accurate analysis of CED circuits against multiple faults. 436-440 - Aleksei Tepljakov
Embedded system implementation of digital fractional filter approximations for control applications. 441-445 - Damian Kacperski, Michal Wlodarczyk, Kamil Grabowski
Evaluation of human silhouette detection methods for a non-cooperative biometric system. 446-450 - Michal Wlodarczyk, Przemyslaw Sekalski
Evaluation of time-scale modification methods for audio signals on mobile devices with android OS. 451-454 - Pietro Monsurrò
Implementing radar algorithms on CUDA hardware. 455-458 - Jacek Konopacki
Linear-phase IIR filter design based on FIR prototype with prescribed group delay. 459-463 - Vasyl Varyshchuk, Yaroslav Bobitski, Hans Poisel:
Using a multimode polymer optical fiber as a high sensitivy strain sensor. 464-467 - Kamil Grabowski
A low-power embedded system for visual vehicle detection. 471-476 - Artur Andrzejczak, Pawel Leczycki, Piotr Pietrzak
Module hardware structure of Wireless Vehicle Weight Measurement System. 477-481 - Michal Zbiec, Dariusz Obrebski:
The multi-point pressure and temperature measurement system for aerodynamic tunnel. 482-485 - Piotr Zarychta
ACL and PCL of the knee joint in the computer diagnostics. 489-492 - Anouar Laifi, M. Adib Al Abaji, Roland Thewes:
CCO-based continuous-time ΔΣ modulators for electrochemical sensor arrays: System- and transistor-level simulation results. 493-498 - Maciej Borzecki, Bartosz Balcerzak, Marek Kaminski
Image container storage format for applications in echocardiography simulation. 499-502 - Pawel Marciniak
Implementation of artificial intelligence methods on example of cardiovascular diseases risk stratification. 503-507 - Bartosz Balcerzak, Maciej Borzecki, Marek Kaminski
Low-cost transesophageal echocardiography simulation probe for training application in medicine. 508-511 - Rafal Kotas
Olfactory event-related potentials recordings analysis based on modified EEG registration system. 512-516 - Jan Andrzej Napieralski, Michal Miroslaw Pastuszka, Wojciech Sankowski
3D face geometry analysis for biometric identification. 519-522 - Joana Correia, Nuno Mancelos, João Pedro Oliveira, Luís B. Oliveira:
A low-voltage LNA and current mode mixer design for energy harvesting sensor node. 523-528 - Michal Krupa
Application of avalanche generators in laboratory measurements. 529-532 - Mateusz Michalak, Przemyslaw Sekalski
Fast FPGA-based frame grabber for digital progressive scan image sensors. 533-536 - Anna Kozlowska:
Operation of ant algorithm on different hardware platforms. 537-539 - Diogo C. Dias, Filipe S. de Melo, Luís B. Oliveira, João Pedro Oliveira:
Regulated common-gate transimpedance amplifier for radiation detectors and receivers. 540-545
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-02-20 19:33 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: