default search action

combined dblp search
author search
venue search
publication search

ask others

"Optimal VLSI Delay Tuning by Space Tapering With Clock-Tree Application."

Eyal Sarfati et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TCSI.2017.2695100

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/SarfatiFBW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/SarfatiFBW17
Eyal Sarfati, Binyamin Frankel, Yitzhak Birk, Shmuel Wimer:
Optimal VLSI Delay Tuning by Space Tapering With Clock-Tree Application. IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(8): 2160-2170 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.