2 Die Size in 90-nm CMOS.">2 Die Size in 90-nm CMOS., dblp, computer science, bibliography, knowledge graph, author, editor, publication, conference, journal, book, thesis, database, collection, open data, bibtex">

default search action

combined dblp search
author search
venue search
publication search

ask others

"A Fifth-Order 20-MHz Transistorized-LC-Ladder LPF With 58.2-dB SFDR, ..."

Yong Chen et al. (2013)

> Home

Details and statistics

DOI: 10.1109/TCSII.2012.2234894

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ChenMZQW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ChenMZQW13
Yong Chen, Pui-In Mak, Li Zhang, He Qian, Yan Wang:
A Fifth-Order 20-MHz Transistorized-LC-Ladder LPF With 58.2-dB SFDR, 68-µW/Pole/MHz Efficiency, and 0.13-mm² Die Size in 90-nm CMOS. IEEE Trans. Circuits Syst. II Express Briefs 60-II(1): 11-15 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.