default search action

combined dblp search
author search
venue search
publication search

ask others

"An accurate and efficient delay time modeling for MOS logic circuits using ..."

Young-Hyun Jun, Ki Jun, Song-Bai Park (1989)

> Home

Details and statistics

DOI: 10.1109/43.35557

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/JunJP89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/JunJP89
Young-Hyun Jun, Ki Jun, Song-Bai Park:
An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 8(9): 1027-1032 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.