default search action

combined dblp search
author search
venue search
publication search

ask others

"Robustness comparison of DG FinFETs with symmetric, asymmetric, tied and ..."

Ramesh Vaddi, Sudeb Dasgupta, R. P. Agarwal (2010)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2010.02.003

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/VaddiDA10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/VaddiDA10
Ramesh Vaddi, Sudeb Dasgupta, R. P. Agarwal:
Robustness comparison of DG FinFETs with symmetric, asymmetric, tied and independent gate options with circuit co-design for ultra low power subthreshold logic. Microelectron. J. 41(4): 195-211 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.