default search action

combined dblp search
author search
venue search
publication search

ask others

"A 25-Gb/s 2.2-W 65-nm CMOS Optical Transceiver Using a ..."

Takashi Takemoto et al. (2014)

> Home

Details and statistics

DOI: 10.1109/JSSC.2013.2291099

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TakemotoYYMTCLTN14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TakemotoYYMTCLTN14
Takashi Takemoto, Hiroki Yamashita, Fumio Yuki, Noboru Masuda, Hidehiro Toyoda, Norio Chujo, Yong Lee, Shinji Tsuji, Shinji Nishimura:
A 25-Gb/s 2.2-W 65-nm CMOS Optical Transceiver Using a Power-Supply-Variation-Tolerant Analog Front End and Data-Format Conversion. IEEE J. Solid State Circuits 49(2): 471-485 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.