default search action

combined dblp search
author search
venue search
publication search

ask others

"An efficient VLSI architecture and FPGA implementation of the Finite ..."

Shrutisagar Chandrasekaran et al. (2008)

> Home

Details and statistics

DOI: 10.1007/S11554-008-0081-1

access: closed

type: Journal Article

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jrtip/ChandrasekaranASB08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jrtip/ChandrasekaranASB08
Shrutisagar Chandrasekaran, Abbes Amira, Minghua Shi, Amine Bermak:
An efficient VLSI architecture and FPGA implementation of the Finite Ridgelet Transform. J. Real Time Image Process. 3(3): 183-193 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.