default search action

combined dblp search
author search
venue search
publication search

ask others

"VLSI implementation of anti-notch lattice structure for identification of ..."

Vikas Pathak et al. (2020)

> Home

Details and statistics

DOI: 10.1049/IET-CDT.2019.0086

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cdt/PathakNJS20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cdt/PathakNJS20
Vikas Pathak, Satyasai Jagannath Nanda, Amit Mahesh Joshi, Sitanshu Sekhar Sahu:
VLSI implementation of anti-notch lattice structure for identification of exon regions in Eukaryotic genes. IET Comput. Digit. Tech. 14(5): 217-229 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.