default search action

combined dblp search
author search
venue search
publication search

ask others

"Modeling Remapping Based Fault Tolerance Techniques for Chip ..."

Avishek Choudhury, Biplab K. Sikdar (2020)

> Home

Details and statistics

DOI: 10.1007/S10836-019-05852-6

access: closed

type: Journal Article

metadata version: 2020-09-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/ChoudhuryS20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/ChoudhuryS20
Avishek Choudhury, Biplab K. Sikdar:
Modeling Remapping Based Fault Tolerance Techniques for Chip Multiprocessor Cache with Design Space Exploration. J. Electron. Test. 36(1): 59-73 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.