default search action
"A Compute-in-Memory Hardware Accelerator Design With Back-End-of-Line ..."
Yandong Luo et al. (2022)
- Yandong Luo
, Sourav Dutta
, Ankit Kaul
, Sung Kyu Lim, Muhannad S. Bakir, Suman Datta
, Shimeng Yu
:
A Compute-in-Memory Hardware Accelerator Design With Back-End-of-Line (BEOL) Transistor Based Reconfigurable Interconnect. IEEE J. Emerg. Sel. Topics Circuits Syst. 12(2): 445-457 (2022)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.