default search action

combined dblp search
author search
venue search
publication search

ask others

"LUT-based FPGA technology mapping under arbitrary net-delay models."

Jason Cong et al. (1994)

> Home

Details and statistics

DOI: 10.1016/0097-8493(94)90063-9

access: closed

type: Journal Article

metadata version: 2020-02-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cg/CongDGC94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cg/CongDGC94
Jason Cong, Yuzheng Ding, Tong Gao, Kuang-Chien Chen:
LUT-based FPGA technology mapping under arbitrary net-delay models. Comput. Graph. 18(4): 507-516 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.