default search action
"Design of Low Power Digital Phase Lock Loops."
K. Nagaraj, N. Nayak (2006)
- K. Nagaraj, N. Nayak:
Design of Low Power Digital Phase Lock Loops. SoCC 2006: 325-326
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.