default search action

combined dblp search
author search
venue search
publication search

ask others

"FPGA-based parallel hardware architecture for SIFT algorithm."

Jianqing Peng et al. (2016)

> Home

Details and statistics

DOI: 10.1109/RCAR.2016.7784039

access: closed

type: Conference or Workshop Paper

metadata version: 2024-09-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rcar/PengLLLZF16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rcar/PengLLLZF16
Jianqing Peng, Yunhui Liu, Congyi Lyu, Yunhui Li, Weiguo Zhou, Kun Fan:
FPGA-based parallel hardware architecture for SIFT algorithm. RCAR 2016: 277-282

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.