default search action

combined dblp search
author search
venue search
publication search

ask others

"Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous ..."

Benoit Nadeau-Dostie, Kiyoshi Takeshita, Jean-Francois Cote (2008)

> Home

Details and statistics

DOI: 10.1109/TEST.2008.4700574

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/itc/Nadeau-DostieTC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/Nadeau-DostieTC08
Benoit Nadeau-Dostie, Kiyoshi Takeshita, Jean-Francois Cote:
Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous Clocks. ITC 2008: 1-10

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.