default search action

combined dblp search
author search
venue search
publication search

ask others

"A modified method of logical effort for FinFET circuits considering impact ..."

Archana Pandey et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISQED.2018.8357286

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/PandeyGTRB18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/PandeyGTRB18
Archana Pandey, Pitul Garg, Shobhit Tyagi, Rajeev Ranjan, Anand Bulusu:
A modified method of logical effort for FinFET circuits considering impact of fin-extension effects. ISQED 2018: 189-195

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.