default search action

combined dblp search
author search
venue search
publication search

ask others

"An 8.3GHz dual supply/threshold optimized 32b integer ALU-register file ..."

Steven Hsu et al. (2005)

> Home

Details and statistics

DOI: 10.1145/1077603.1077630

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/islped/HsuARKB05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/HsuARKB05
Steven Hsu, Amit Agarwal, Kaushik Roy, Ram Krishnamurthy, Shekhar Borkar:
An 8.3GHz dual supply/threshold optimized 32b integer ALU-register file loop in 90nm CMOS. ISLPED 2005: 103-106

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.