default search action

combined dblp search
author search
venue search
publication search

ask others

"CMOS Characterization and Compact Modelling for Circuit Reliability ..."

Javier Diaz-Fortuny et al. (2018)

> Home

Details and statistics

DOI: 10.1109/IOLTS.2018.8474244

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iolts/Diaz-FortunyMRN18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iolts/Diaz-FortunyMRN18
Javier Diaz-Fortuny, Javier Martín-Martínez, Rosana Rodríguez, Montserrat Nafría, Rafael Castro-López, Elisenda Roca, Francisco V. Fernández:
CMOS Characterization and Compact Modelling for Circuit Reliability Simulation. IOLTS 2018: 139-142

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.