default search action
"Timing-Abstract Circuit Design in Transaction-Level Verilog."
Steven F. Hoover (2017)
- Steven F. Hoover:
Timing-Abstract Circuit Design in Transaction-Level Verilog. ICCD 2017: 525-532
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.